Demonstration of Low EOT Gate Stack and Record Transconductance on L{rm{g}}=90 nm nFETs Using 1.8 nm Ferroic HfO2-ZrO2 Superlattice

W. Li*, L. C. Wang, S. S. Cheema, N. Shanker, J. H. Park, Y. H. Liao, S. L. Hsu, C. H. Hsu, S. Volkman, U. Sikder, A. J. Tan, J. H. Bae, C. Hu, S. Salahuddin

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

We report significantly enhanced gate capacitance (C{\text{gg}}) in 1.8-nm HfO2-ZrO2 superlattice (HZH) gate stack on n-MOSFETs, enabled by the ferroic nature of the constituent layers. The HZH gate stack exhibits co-existence of both ferroelectric and antiferroelectric phases, a unique mixed order, that has never been reported for films with such a low thickness [1]. Gate stacks combining this superlattice with an un-scavenged SiO2 interlayer (IL) (8 Å), show a combined effective oxide thickness (EOT) of 7.5 Å on both bulk and SOI n-MOSFETs. This represents over 2-Å lowering of the EOT compared to Hf02 control produced using identical process conditions. Importantly, the enhanced C{\text{gg}} shows no frequency dispersion up to 25 GHz. Since no IL scavenging is employed, the electron mobility and injection velocity are unaffected. Aided by a lower EOT, a record-high intrinsic transconductance of 1.5 \text{mS}/\mu rm{m} is demonstrated in 90-nm SOI n-MOSFETs with the HZH gate stack, together with a 14% increase in ON-current relative to the Hf02 control.

Original languageEnglish
Title of host publication2021 IEEE International Electron Devices Meeting, IEDM 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages13.6.1-13.6.4
ISBN (Electronic)9781665425728
DOIs
StatePublished - 2021
Event2021 IEEE International Electron Devices Meeting, IEDM 2021 - San Francisco, United States
Duration: 11 Dec 202116 Dec 2021

Publication series

NameTechnical Digest - International Electron Devices Meeting, IEDM
Volume2021-December
ISSN (Print)0163-1918

Conference

Conference2021 IEEE International Electron Devices Meeting, IEDM 2021
Country/TerritoryUnited States
CitySan Francisco
Period11/12/2116/12/21

Fingerprint

Dive into the research topics of 'Demonstration of Low EOT Gate Stack and Record Transconductance on L{rm{g}}=90 nm nFETs Using 1.8 nm Ferroic HfO2-ZrO2 Superlattice'. Together they form a unique fingerprint.

Cite this