Demonstration of Differential Mode Ferroelectric Field-Effect Transistor Array-Based in-Memory Computing Macro for Realizing Multiprecision Mixed-Signal Artificial Intelligence Accelerator

Harnessing multibit precision in nonvolatile memory (NVM)-based synaptic core can accelerate multiply and accumulate (MAC) operation of deep neural network (DNN). However, NVM-based synaptic cores suffer from the trade-off between bit density and performance. The undesired performance degradation with scaling, limited bit precision, and asymmetry associated with weight update poses a severe bottleneck in realizing a high-density synaptic core. Herein, 1) evaluation of novel differential mode ferroelectric field-effect transistor (DM-FeFET) bitcell on a crossbar array of 4 K devices; 2) validation of weighted sum operation on 28 nm DM-FeFET crossbar array; 3) bit density of 223Mb mm⁻², which is ≈2× improvement compared to conventional FeFET array; 4) 196 TOPS/W energy efficiency for VGG-8 network; and 5) superior bit error rate (BER) resilience showing ≈94% training and 88% inference accuracy with 1% BER are demonstrated.