Delayed precise invalidation - A software cache coherence scheme

T. S. Hwang*, N. P. Lu, Chung-Ping Chung

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review


Software cache coherence schemes are very desirable in the design of scalable multiprocessors and massively parallel processors. The authors propose a software cache coherence scheme named 'delayed precise invalidation' (DPI). DPI is based on compiler-time markings of references and a hardware local invalidation of stale data in parallel and selectively. With a small amount of additional hardware and a small set of cache management instructions, this scheme provides more cacheability and allows invalidation of partial elements in an array, overcoming some inefficiencies and deficiencies of previous software cache coherence schemes.

Original languageEnglish
Pages (from-to)337-344
Number of pages8
JournalIEE Proceedings: Computers and Digital Techniques
Issue number5
StatePublished - Sep 1996


  • Cache coherence
  • Compilers
  • Invalidation


Dive into the research topics of 'Delayed precise invalidation - A software cache coherence scheme'. Together they form a unique fingerprint.

Cite this