Data-driven parallel architecture for syntactic pattern recognition

Chien-Chao Tseng*, Shu Yuen Hwang

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review


Syntax analysis is the primary operation of a Syntactic Pattern Recognition (SPR) system. A real time SPR system would require efficient architectural supports for syntax analysis. The process of syntax analysis and the execution of a logic program are closely related. In this paper, we propose a data-driven parallel architecture for syntax analysis based on the principle of parallel execution of logic programs. The proposed architecture is hybrid in the sense that its functional units, unlike those in traditional fine-grain dataflow model, are coarse-grain macro operators capable of performing unification operations. The scheme for compiling the dataflow graphs eliminates the necessity of any operand matching unit in the data-driven architecture. All memory requests are tagged with register identification (similar to IBM 360/91) to provide an efficient hardware support for context switching. The experimental results indicate the proposed architecture is promising.

Original languageEnglish
Pages (from-to)257-268
Number of pages12
JournalProceedings of SPIE - The International Society for Optical Engineering
StatePublished - 1991
EventHigh-Speed Inspection Architectures, Barcoding, and Character Recognition - Boston, MA, USA
Duration: 5 Nov 19907 Nov 1990


Dive into the research topics of 'Data-driven parallel architecture for syntactic pattern recognition'. Together they form a unique fingerprint.

Cite this