Common-centroid capacitor layout generation considering device matching and parasitic minimization

Po-Hung Lin, Yi Ting He, Vincent Wei Hao Hsiao, Rong Guey Chang, Shuenn Yuh Lee

Research output: Contribution to journalArticlepeer-review

36 Scopus citations


In analog layout design, the accuracy of capacitance ratios correlates closely with both the matching properties among the ratioed capacitors and the induced parasitics due to interconnecting wires. However, most of the previous works only emphasized the matching properties of a common-centroid placement, but ignored the induced parasitics after it is routed. This paper addresses the parasitic issue in addition to device matching during common-centroid capacitor layout generation. To effectively minimize the routing-induced parasitics, a novel common-centroid placement style, distributed connected unit capacitors, is presented. Based on the placement style, the ratioed capacitor layout generation flow and algorithms are proposed to simultaneously optimize the matching properties of a common-centroid placement and minimize the induced parasitics. Experimental results show that the proposed approach can greatly reduce area, wirelength, and routing-induced parasitics, and guarantee the best matching quality after routing.

Original languageEnglish
Article number6532364
Pages (from-to)991-1002
Number of pages12
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Issue number7
StatePublished - 15 Jul 2013


  • Analog layout
  • capacitor matching
  • common-centroid constraint
  • parasitic minimization
  • placement
  • routing


Dive into the research topics of 'Common-centroid capacitor layout generation considering device matching and parasitic minimization'. Together they form a unique fingerprint.

Cite this