Combined plasma-enhanced-atomic-layer-deposition gate dielectric and in situ SiN cap layer for reduced threshold voltage shift and dynamic ON-resistance dispersion of AlGaN/GaN high electron mobility transistors on 200mm Si substrates

Nicolò Ronchi*, Brice De Jaeger, Marleen Van Hove, Robin Roelofs, Tian-Li Wu, Jie Hu, Xuanwu Kang, Stefaan Decoutere

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Abstract

In this work we will present the experimental path followed to optimize the dynamic ON-resistance (RDS-ON) dispersion and to reduce the threshold voltage shift of AlGaN/GaN transistors grown on 200mm Si wafers. Firstly, it will be demonstrated that a SiN gate dielectric grown by means of plasma enhanced atomic layer deposition (PEALD) instead of rapid thermal chemical vapor deposition (RTCVD) reduces threshold voltage (Vth) shift induced by negative gate bias and the gate leakage. Secondly, the dynamic RDS-ON dispersion of two wafers with same gate dielectric (PEALD SiN) but different in situ metal organic chemical vapor deposition (MOCVD) capping layer, GaN or SiN, is compared. Results will show that the traps at the surface causing the RDS-ON dispersion can drastically be reduced by using in situ MOCVD SiN.

Original languageEnglish
Article number04DF02
JournalJapanese journal of applied physics
Volume54
Issue number4
DOIs
StatePublished - 1 Apr 2015

Fingerprint

Dive into the research topics of 'Combined plasma-enhanced-atomic-layer-deposition gate dielectric and in situ SiN cap layer for reduced threshold voltage shift and dynamic ON-resistance dispersion of AlGaN/GaN high electron mobility transistors on 200mm Si substrates'. Together they form a unique fingerprint.

Cite this