CMOS-Compatible Fabrication of Low-Power Ferroelectric Tunnel Junction for Neural Network Applications

Yi Shan Kuo, Shen Yang Lee, Chia Chin Lee, Shou Wei Li, Tien-Sheng Chao*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

A low-cost fabrication process of Hf -{{1}-{x}} ZrxO2 (HZO) nonvolatile memory (NVM) was proposed and its characteristics were investigated. We successfully fabricated a ferroelectric tunnel junction (FTJ) device with tunable conductance for neural network applications. The proposed FTJ device exhibits excellent performances, such as large conductance ratio of 40 for a 500-ns pulse and thus satisfied low-power consumption of write pulse (1 fJ per bit) and fast write speed (<500 ns) requirements. Furthermore, we revealed that the metal-ferroelectric-insulator-semiconductor structure had a higher tunneling electroresistance ratio than the metal-ferroelectric-insulator-metal structure. Moreover, the polarization operation of our FTJ devices achieved low-power analog-like conductance transition, multilevel operation, and even endurance characteristics is promising. These results demonstrate that the FTJ has high potential to be an ideal emerging memory for neuromorphic computing. Therefore, HZO-based devices are promising materials in neural network applications for next-generation devices.

Original languageEnglish
Article number9316796
Pages (from-to)879-884
Number of pages6
JournalIEEE Transactions on Electron Devices
Volume68
Issue number2
DOIs
StatePublished - Feb 2021

Keywords

  • Conductance switching
  • ferroelectric tunnel junction
  • large ON/OFF ratio
  • low power consumption
  • nonvolatile memory (NVM)
  • synaptic device
  • tunneling electroresistance (TER)

Fingerprint

Dive into the research topics of 'CMOS-Compatible Fabrication of Low-Power Ferroelectric Tunnel Junction for Neural Network Applications'. Together they form a unique fingerprint.

Cite this