Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors

Jeng-Tzong Sheu; Po Chun Huang; Tzu Shiun Sheu; Chen Chia Chen; Lu An Chen

doi:10.1109/LED.2008.2009956

Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors

Jeng-Tzong Sheu^*, Po Chun Huang, Tzu Shiun Sheu, Chen Chia Chen, Lu An Chen

^*Corresponding author for this work

Institute of Nonotechnology

Research output: Contribution to journal › Article › peer-review

29 Scopus citations

Abstract

We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH₃ plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 10⁸), and a virtual absence of drain-induced barrier lowering (13 mV/V).

Original language	American English
Pages (from-to)	139-141
Number of pages	3
Journal	Ieee Electron Device Letters
Volume	30
Issue number	2
DOIs	https://doi.org/10.1109/LED.2008.2009956
State	Published - 2009

Keywords

Gate-all-around (GAA)
Nanowire (NW)
Plasma treatment
Short-channel effects (SCEs)
Thin-film transistor (TFT)

Access to Document

10.1109/LED.2008.2009956

Cite this

@article{0ddf3d231cbf48cb891bb9d544f7fc6f,

title = "Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors",

abstract = "We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH3 plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 108), and a virtual absence of drain-induced barrier lowering (13 mV/V).",

keywords = "Gate-all-around (GAA), Nanowire (NW), Plasma treatment, Short-channel effects (SCEs), Thin-film transistor (TFT)",

author = "Jeng-Tzong Sheu and Huang, {Po Chun} and Sheu, {Tzu Shiun} and Chen, {Chen Chia} and Chen, {Lu An}",

year = "2009",

doi = "10.1109/LED.2008.2009956",

language = "American English",

volume = "30",

pages = "139--141",

journal = "Ieee Electron Device Letters",

issn = "0741-3106",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors

AU - Sheu, Jeng-Tzong

AU - Huang, Po Chun

AU - Sheu, Tzu Shiun

AU - Chen, Chen Chia

AU - Chen, Lu An

PY - 2009

Y1 - 2009

N2 - We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH3 plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 108), and a virtual absence of drain-induced barrier lowering (13 mV/V).

AB - We have investigated the characteristics of gate-all-around (GAA) twin polycrystalline-silicon nanowire (NW) thin-film transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH3 plasma treatment, which reduced the effective grain-boundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 108), and a virtual absence of drain-induced barrier lowering (13 mV/V).

KW - Gate-all-around (GAA)

KW - Nanowire (NW)

KW - Plasma treatment

KW - Short-channel effects (SCEs)

KW - Thin-film transistor (TFT)

UR - http://www.scopus.com/inward/record.url?scp=59649117186&partnerID=8YFLogxK

U2 - 10.1109/LED.2008.2009956

DO - 10.1109/LED.2008.2009956

M3 - Article

AN - SCOPUS:59649117186

SN - 0741-3106

VL - 30

SP - 139

EP - 141

JO - Ieee Electron Device Letters

JF - Ieee Electron Device Letters

IS - 2

ER -

Characteristics of gate-all-around twin poly-Si nanowire thin-film transistors

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this