Analyses of the influences of layout and process modifications on thin-film transistors with metal-induced lateral crystallized poly-Si nanowire channels

Chun Jung Su*, Yu Feng Huang, Horng-Chih Lin, Tiao Yuan Huang

*Corresponding author for this work

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    Abstract

    In this paper, we investigate the effects of layout design and re-crystallization temperature on the performance of poly-Si thin-film transistors (TFTs) with metal-induced lateral crystallized (MILC) nanowire (NW) channels. It is found that the off-state leakage current shows strong dependence on the arrangement of MILC seeding windows, while the on-state behavior could be enhanced at a lower re-crystallization temperature because of reducing smaller solid-phase-crystallized (SPC) grains in the channel.

    Original languageEnglish
    Title of host publication4th IEEE International NanoElectronics Conference, INEC 2011
    DOIs
    StatePublished - 2011
    Event4th IEEE International Nanoelectronics Conference, INEC 2011 - Tao-Yuan, Taiwan
    Duration: 21 Jun 201124 Jun 2011

    Publication series

    NameProceedings - International NanoElectronics Conference, INEC
    ISSN (Print)2159-3523

    Conference

    Conference4th IEEE International Nanoelectronics Conference, INEC 2011
    Country/TerritoryTaiwan
    CityTao-Yuan
    Period21/06/1124/06/11

    Keywords

    • metal-induced lateral crystallization
    • nanowire
    • thin-film transistor

    Fingerprint

    Dive into the research topics of 'Analyses of the influences of layout and process modifications on thin-film transistors with metal-induced lateral crystallized poly-Si nanowire channels'. Together they form a unique fingerprint.

    Cite this