An LDPC decoder chip based on self-routing network for IEEE 802.16e applications

Chih Hao Liu*, Shau Wei Yen, Chih Lung Chen, Hsie-Chia Chang, Chen-Yi Lee, Yar Sun Hsu, Shyh-Jye Jou

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    109 Scopus citations


    An LDPC decoder chip fully compliant to IEEE 802.16e applications is presented. Since the parity check matrix can be decomposed into sub-matrices which are either a zero-matrix or a cyclic shifted matrix, a phase-overlapping message passing scheme is applied to update messages immediately, leading to enhance decoding throughput. With only one shifter-based permutation structure, a self-routing switch network is proposed to merge 19 different sub-matrix sizes as defined in IEEE 802.16e and enable parallel message to be routed without congestion. Fabricated in the 90 nm 1P9M CMOS process, this chip achieves 105 Mb/s at 20 iterations while decoding the rate-5/6 2304-bit code at 150 MHz operation frequency. To meet the maximum data rate in IEEE 802.16e, this chip operates at 109 MHz frequency and dissipates 186 mW at 1.0 V supply.

    Original languageEnglish
    Article number4456784
    Pages (from-to)684-694
    Number of pages11
    JournalIEEE Journal of Solid-State Circuits
    Issue number3
    StatePublished - Mar 2008


    • Decoder architectures
    • IEEE 802.16
    • Iterative decoders
    • LDPC codes
    • Phase-overlapping
    • Self-routing
    • WiMax


    Dive into the research topics of 'An LDPC decoder chip based on self-routing network for IEEE 802.16e applications'. Together they form a unique fingerprint.

    Cite this