An integrated CMOS front-end receiver with a frequency tripler for V-band applications

Po-Hung Chen*, Min Chiao Chen, Chun Lin Ko, Chung-Yu Wu

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


A direct-conversion receiver integrated with the CMOS subharmonic frequency tripler (SFT) for V-band applications is designed, fabricated and measured using 0.13-μm CMOS technology. The receiver consists of a low-noise amplifier, a down-conversion mixer, an output buffer, and an SFT. A fully differential SFT is introduced to relax the requirements on the design of the frequency synthesizer. Thus, the operational frequency of the frequency synthesizer in the proposed receiver is only 20 GHz. The fabricated receiver has a maximum conversion gain of 19.4 dB, a minimum single-side band noise figure of 10.2 dB, the inputreferred 1-dB compression point of -20 dBm and the input third order inter-modulation intercept point of -8.3 dB. It draws only 15.8mA from a 1.2-V power supply with a total chip area of 0.794mm × 0.794 mm. As a result, it is feasible to apply the proposed receiver in low-power wireless transceiver in the V-band applications.

Original languageEnglish
Pages (from-to)877-883
Number of pages7
JournalIEICE Transactions on Electronics
Issue number6
StatePublished - 1 Jan 2010


  • CMOS subharmonic frequency tripler
  • Monolithic microwave integrated circuit (MMIC)
  • Transceivers
  • V-band


Dive into the research topics of 'An integrated CMOS front-end receiver with a frequency tripler for V-band applications'. Together they form a unique fingerprint.

Cite this