All-Digital Mismatched Calibrator and Compensator for SR Latch-Based Variable-Gain Time Amplifier

Kuan Chieh Chao, Jung Chin Lai, Terng Yin Hsu*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


Two major mismatches in SR latch-based time amplifiers (TA) include input skew, which causes gain imbalance, and loading mismatch, which reduces gain accuracy. Accordingly, we propose an all-digital mismatched self-calibrator and compensator for an SR latch-based variable-gain TA. Tunable matching cells and variable capacitors are built into TAs to compensate for input skew (gain imbalance) and loading mismatch (gain inaccuracy). To ensure that the proposed calibration works efficiently and accurately, the TA must provide at least high and low gains where the low gain calibrates the most significant bit (MSB) and the high gain calibrates the least significant bit (LSB). This self-calibrator costs 4375 gates, and the power consumption is 2.8 mA for the TA gain with 2 and 3.2 mA for the TA gain with 16 at a sampling rate of 10 MHz.

Original languageEnglish
Article number9020137
Pages (from-to)42082-42096
Number of pages15
JournalIEEE Access
StatePublished - 2 Mar 2020


  • Mismatch calibration
  • self-calibration
  • time amplifier


Dive into the research topics of 'All-Digital Mismatched Calibrator and Compensator for SR Latch-Based Variable-Gain Time Amplifier'. Together they form a unique fingerprint.

Cite this