A two-level pipelined systolic array chip for computing the discrete cosine transform

Jiun-In Guo, Chi Min Liu, Chein Wei Jen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

A two-level pipelined systolic array chip for the discrete cosine transform (DCT) is presented. This chip is based on a new memory-based systolic algorithm which not only uses small ROM's and adders to realize the multiplications but also owns good data locality. Therefore, this chip possesses outstanding performance in hardware cost, computing speeds, the number of I/O channels, and the I/O bandwidth.

Original languageEnglish
Title of host publication1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Proceedings of Technical Papers
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages199-203
Number of pages5
ISBN (Electronic)0780309782
DOIs
StatePublished - 1 Jan 1993
Event1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993 - Taipei, Taiwan
Duration: 12 May 199314 May 1993

Publication series

NameInternational Symposium on VLSI Technology, Systems, and Applications, Proceedings
ISSN (Print)1930-8868

Conference

Conference1993 International Symposium on VLSI Technology, Systems, and Applications, VLSI-TSA 1993
Country/TerritoryTaiwan
CityTaipei
Period12/05/9314/05/93

Fingerprint

Dive into the research topics of 'A two-level pipelined systolic array chip for computing the discrete cosine transform'. Together they form a unique fingerprint.

Cite this