A simulation toolkit for x86-compatible processors - Xsim

Hung Chang Hsiao; Chung Ta King; Wei Kuo Chen; Hsian Hsiung Lin; Chien-Chao Tseng

doi:10.1142/S0129053399000211

A simulation toolkit for x86-compatible processors - Xsim

Hung Chang Hsiao^*
, Chung Ta King
, Wei Kuo Chen
, Hsian Hsiung Lin
, Chien-Chao Tseng

^*Corresponding author for this work

Department of Computer Science

Research output: Contribution to journal › Article › peer-review

2 Scopus citations

Abstract

Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

Original language	English
Pages (from-to)	427-446
Number of pages	20
Journal	International Journal of High Speed Computing
Volume	10
Issue number	4
DOIs	https://doi.org/10.1142/S0129053399000211
State	Published - Dec 1999

Access to Document

10.1142/S0129053399000211

Cite this

@article{cf38a5849fb0486aa267faec48139628,

title = "A simulation toolkit for x86-compatible processors - Xsim",

abstract = "Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.",

author = "Hsiao, \{Hung Chang\} and King, \{Chung Ta\} and Chen, \{Wei Kuo\} and Lin, \{Hsian Hsiung\} and Chien-Chao Tseng",

year = "1999",

month = dec,

doi = "10.1142/S0129053399000211",

language = "English",

volume = "10",

pages = "427--446",

journal = "International Journal of High Speed Computing",

issn = "0129-0533",

publisher = "World Scientific Publishing Co. Pte Ltd",

number = "4",

}

TY - JOUR

T1 - A simulation toolkit for x86-compatible processors - Xsim

AU - Hsiao, Hung Chang

AU - King, Chung Ta

AU - Chen, Wei Kuo

AU - Lin, Hsian Hsiung

AU - Tseng, Chien-Chao

PY - 1999/12

Y1 - 1999/12

N2 - Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

AB - Functional-level simulators have become an indispensable tool in designing today's processors. They help to exploit the design space and evaluate various design options so as to derive a suitable processor microarchitecture. Although Intel's x86 series processors are the most popular CPU in the computers, there are only a few simulation tools available for studying these processors. This paper introduces such a simulation tool. Internally it simulates a decoupled decode/encode architecture and has a RISC core. It is trace-driven and thus has a tracing system, a trace sampling system, and a processor simulator. We will describe the internal workings of the simulation tool and demonstrate how it can be used in evaluating a specific x86-compatible processor.

UR - https://www.scopus.com/pages/publications/0006971158

U2 - 10.1142/S0129053399000211

DO - 10.1142/S0129053399000211

M3 - Article

AN - SCOPUS:0006971158

SN - 0129-0533

VL - 10

SP - 427

EP - 446

JO - International Journal of High Speed Computing

JF - International Journal of High Speed Computing

IS - 4

ER -

A simulation toolkit for x86-compatible processors - Xsim

Abstract

Access to Document

Other files and links

Fingerprint

Cite this