A simple processor core design for DCT/IDCT

Tian-Sheuan Chang*, Chin Sheng Kung, Chein Wei Jen

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

70 Scopus citations


This paper presents a cost-effective processor core design that features the simplest hardware and is suitable for discrete cosine transform/indiscrete cosine transform (DCT/IDCT) operations in H.263 and digital camera. This design combines the techniques of fast direct two-dimensional DCT algorithm, the bit-level adder-based distributed arithmetic, and common subexpression sharing to reduce the hardware cost and enhance the computing speed. The resulting architecture is very simple and regular such that it can be easily scaled for higher throughput rate requirements. The DCT design has been implemented by 0.6 μm SPDM CMOS technology and only costs 1493 gate count, or 0.78 mm 2. The proposed design can meet real-time DCT/IDCT requirements of H.263 codec system for QCIF image frame size at 10 frames/s with 4:2:0 color format. Moreover, the proposed design still possesses additional computing power for other operations when operating at 33 Mhz.

Original languageEnglish
Pages (from-to)439-447
Number of pages9
JournalIEEE Transactions on Circuits and Systems for Video Technology
Issue number3
StatePublished - 2000


  • H.263
  • Processor


Dive into the research topics of 'A simple processor core design for DCT/IDCT'. Together they form a unique fingerprint.

Cite this