TY - GEN
T1 - A serial link transceiver for USB2 high-speed mode
AU - Jou, Shyh-Jye
AU - Kuo, Shu Hua
AU - Chiu, Jui Ta
AU - King, Chu
AU - Lee, Chien Hsiung
AU - Liu, Tim
PY - 2001/12/1
Y1 - 2001/12/1
N2 - The Universal Serial Bus (USB) technology is now becoming an integral part of the personal computer platform. In this paper, the transceiver architecture and circuits are proposed and implemented for USB2 high-speed mode with 480 Mb/s bandwidth. This physical layer of USB2 consists of transmitter, receiver, two envelope detectors and an all-digital clock recovery/data synchronization blocks. It has been implemented with UMC 0.35 /spl mu/m 1P4M 3.3 V CMOS technology and consumes only 156 mW.
AB - The Universal Serial Bus (USB) technology is now becoming an integral part of the personal computer platform. In this paper, the transceiver architecture and circuits are proposed and implemented for USB2 high-speed mode with 480 Mb/s bandwidth. This physical layer of USB2 consists of transmitter, receiver, two envelope detectors and an all-digital clock recovery/data synchronization blocks. It has been implemented with UMC 0.35 /spl mu/m 1P4M 3.3 V CMOS technology and consumes only 156 mW.
UR - http://www.scopus.com/inward/record.url?scp=34548501463&partnerID=8YFLogxK
U2 - 10.1109/ISCAS.2001.922172
DO - 10.1109/ISCAS.2001.922172
M3 - Conference contribution
AN - SCOPUS:34548501463
SN - 0780366859
SN - 9780780366855
T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
SP - 72
EP - 75
BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
T2 - 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Y2 - 6 May 2001 through 9 May 2001
ER -