A module generator for parameterized DSP core

Ya Lan Tsao*, Yu Chun Lin, Wei Hao Chen, Bo Shiang Huang, Shyh-Jye Jou

*Corresponding author for this work

    Research output: Contribution to conferencePaperpeer-review

    1 Scopus citations

    Abstract

    In this paper, a parameterized module generator of DSP core for embedded application is proposed. Some special functions for the communication applications are included in this DSP core. Moreover, key parameters of the DSP core are identified and analyzed to show their effects on performance index such as execution cycle, hardware gate count and power consumption. The parameters of the DSP core and the special functions required can be specified by user which is required by the application. The DSP core which generated by the generator is synthesizable and flexible RTL code for system integration. The turn around time of design process can be dramatically decreased. Furthermore, the generator can automatically optimize the structure of DSP core for different parameters. The design examples show that the variety of selection in implementation by using this parameterized generator and its flow provides the system designer to obtain better result in area, speed and power trade-off.

    Original languageEnglish
    Pages361-364
    Number of pages4
    DOIs
    StatePublished - Dec 2004
    Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
    Duration: 6 Dec 20049 Dec 2004

    Conference

    Conference2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
    Country/TerritoryTaiwan
    CityTainan
    Period6/12/049/12/04

    Fingerprint

    Dive into the research topics of 'A module generator for parameterized DSP core'. Together they form a unique fingerprint.

    Cite this