A miniaturized 35 GHz 65-nm CMOS digital-controlled differential variable gain amplifier

Wei Chung Cheng, Zuo Min Tsai*

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

This paper presents a 35 GHz differential variable gain amplifier (VGA) with 4-bit digital-controlled gain-tuning using 65-nm CMOS process. Using the proposed miniaturized differential matching inductors, a core size of the VGA is only 0.53 (Formula presented.) 0.26 mm. The digital gain control mechanism is achieved using the digital version current steering topology. The measured gain control range of the VGA is from 17.4 to 9 dB at 35 GHz with 16 different linear-in-dB gain states. Thus, this work achieves the maximum peak gain per unit core size and maintains a much better gain control range per unit core size. The measured root mean square gain error is <0.29 dB and phase error is < (Formula presented.) from 34 to 36.5 GHz.

Original languageEnglish
Pages (from-to)90-96
Number of pages7
JournalMicrowave and Optical Technology Letters
Volume64
Issue number1
DOIs
StatePublished - Jan 2022

Keywords

  • CMOS 65-nm
  • digital-controlled VGA
  • Ka-band

Fingerprint

Dive into the research topics of 'A miniaturized 35 GHz 65-nm CMOS digital-controlled differential variable gain amplifier'. Together they form a unique fingerprint.

Cite this