A memory-based approach to design and implement systolic arrays for DFT and DCT

Jiun-In  Guo, Chi Min Liu, Chein Wei Jen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

This paper highlights on a new design and implementation approach for the Discrete Fourier Transform (DFT) and Discrete Cosine Transform (DCT). Theapproach called memory-based approach is based on a new design concept of combining and exploiting both the advantages induced from the systolic array architectures and theefficient implementation techniques of substituting multipliers by Read-Only-Mcmory (ROM) together. Based on this new approach,the proposed arrays feature highcomputingspccds, low complexity and hardware cost of the Processing Elements(PEs),and low I/O cost. Moreover, high regularity both among and inside the PEs can be found in the proposed arrays. These merits make the proposed designs much more feasible for VLSI implementation.

Original languageEnglish
Title of host publicationICASSP 1992 - 1992 International Conference on Acoustics, Speech, and Signal Processing
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages621-624
Number of pages4
ISBN (Electronic)0780305329
DOIs
StatePublished - 1 Jan 1992
Event1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1992 - San Francisco, United States
Duration: 23 Mar 199226 Mar 1992

Publication series

NameICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
Volume5
ISSN (Print)1520-6149

Conference

Conference1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 1992
Country/TerritoryUnited States
CitySan Francisco
Period23/03/9226/03/92

Fingerprint

Dive into the research topics of 'A memory-based approach to design and implement systolic arrays for DFT and DCT'. Together they form a unique fingerprint.

Cite this