Abstract
A low power CMOS Voltage Reference Circuit was designed and implemented by TSMC 0.18-μm CMOS process. The voltage reference circuit uses the V GS difference between two MOSFETs operating in the weak-inversion region to generate the voltage with positive temperature coefficient The reference voltage can be obtained by combining the weighted V GS difference with weak-inversion V GS voltage, which has a negative temperature coefficient. This circuit provides a nominal reference voltage of 621 mV, a temperature coefficient of 11.5 ppm/°C in [-20°C-120°C] from a 1.5 V supply voltage. The line regulation of the reference voltage is 6 mV/V when the supply voltage is increased from 1.5 V to 3 V. The chip area is 0.132 mm 2 and dissipates 17.25 μW at room temperature. By connecting a 0.22 pF loading capacitor, the measured noise density at 100 Hz and 100 kHz is 0.14 μV/√Hz and 22.2 μV/√Hz, respectively.
Original language | American English |
---|---|
Article number | 4253520 |
Pages (from-to) | 3844-3847 |
Number of pages | 4 |
Journal | Proceedings - IEEE International Symposium on Circuits and Systems |
DOIs | |
State | Published - 27 Sep 2007 |
Event | 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, LA, United States Duration: 27 May 2007 → 30 May 2007 |