A low power cmos low noise amplifier for ultra-wideband wireless applications

Chang Ching Wu; Mei Fen Chou; Wen Shen Wuen; Kuei-Ann Wen

doi:10.1109/ISCAS.2005.1465772

A low power cmos low noise amplifier for ultra-wideband wireless applications

Chang Ching Wu, Mei Fen Chou, Wen Shen Wuen, Kuei-Ann Wen

Research output: Contribution to journal › Conference article › peer-review

36 Scopus citations

Abstract

A CMOS low noise amplifier (LNA) for low-power ultra-wideband (UWB) wireless applications is presented. To achieve low power consumption and wide operating bandwidth, the proposed LNA employing stagger tuning technique consists of two stacked common-source stages with different resonance frequencies. This work is implemented in 0.18-μm CMOS process and shows a 2.6-9.2-GHz bandwidth. The amplifier provides a maximum forward gain (S21) of 10.9 dB while drawing 7.1 mW from a 1.8-V supply. A noise figure as low as 3.5 dB and an IIP3 of -5.1 dBm have been demonstrated. In this paper, design optimization for the power-constrained stacked amplifiers in wide bandwidth applications is also presented.

Original language	English
Article number	1465772
Pages (from-to)	5063-5066
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
DOIs	https://doi.org/10.1109/ISCAS.2005.1465772
State	Published - 1 Dec 2005
Event	IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan Duration: 23 May 2005 → 26 May 2005

Access to Document

10.1109/ISCAS.2005.1465772

Cite this

@article{5285d2d533394bef8746e7e94efb77c1,

title = "A low power cmos low noise amplifier for ultra-wideband wireless applications",

abstract = "A CMOS low noise amplifier (LNA) for low-power ultra-wideband (UWB) wireless applications is presented. To achieve low power consumption and wide operating bandwidth, the proposed LNA employing stagger tuning technique consists of two stacked common-source stages with different resonance frequencies. This work is implemented in 0.18-μm CMOS process and shows a 2.6-9.2-GHz bandwidth. The amplifier provides a maximum forward gain (S21) of 10.9 dB while drawing 7.1 mW from a 1.8-V supply. A noise figure as low as 3.5 dB and an IIP3 of -5.1 dBm have been demonstrated. In this paper, design optimization for the power-constrained stacked amplifiers in wide bandwidth applications is also presented.",

author = "Wu, {Chang Ching} and Chou, {Mei Fen} and Wuen, {Wen Shen} and Kuei-Ann Wen",

year = "2005",

month = dec,

day = "1",

doi = "10.1109/ISCAS.2005.1465772",

language = "English",

pages = "5063--5066",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 ; Conference date: 23-05-2005 Through 26-05-2005",

}

TY - JOUR

T1 - A low power cmos low noise amplifier for ultra-wideband wireless applications

AU - Wu, Chang Ching

AU - Chou, Mei Fen

AU - Wuen, Wen Shen

AU - Wen, Kuei-Ann

PY - 2005/12/1

Y1 - 2005/12/1

N2 - A CMOS low noise amplifier (LNA) for low-power ultra-wideband (UWB) wireless applications is presented. To achieve low power consumption and wide operating bandwidth, the proposed LNA employing stagger tuning technique consists of two stacked common-source stages with different resonance frequencies. This work is implemented in 0.18-μm CMOS process and shows a 2.6-9.2-GHz bandwidth. The amplifier provides a maximum forward gain (S21) of 10.9 dB while drawing 7.1 mW from a 1.8-V supply. A noise figure as low as 3.5 dB and an IIP3 of -5.1 dBm have been demonstrated. In this paper, design optimization for the power-constrained stacked amplifiers in wide bandwidth applications is also presented.

AB - A CMOS low noise amplifier (LNA) for low-power ultra-wideband (UWB) wireless applications is presented. To achieve low power consumption and wide operating bandwidth, the proposed LNA employing stagger tuning technique consists of two stacked common-source stages with different resonance frequencies. This work is implemented in 0.18-μm CMOS process and shows a 2.6-9.2-GHz bandwidth. The amplifier provides a maximum forward gain (S21) of 10.9 dB while drawing 7.1 mW from a 1.8-V supply. A noise figure as low as 3.5 dB and an IIP3 of -5.1 dBm have been demonstrated. In this paper, design optimization for the power-constrained stacked amplifiers in wide bandwidth applications is also presented.

UR - http://www.scopus.com/inward/record.url?scp=67649136106&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1465772

DO - 10.1109/ISCAS.2005.1465772

M3 - Conference article

AN - SCOPUS:67649136106

SN - 0271-4310

SP - 5063

EP - 5066

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 1465772

T2 - IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005

Y2 - 23 May 2005 through 26 May 2005

ER -

A low power cmos low noise amplifier for ultra-wideband wireless applications

Abstract

Access to Document

Other files and links

Fingerprint

Cite this