A low-complexity 3-stage parallel interference cancellation receiver (LCPIC) for DS-CDMA cellular systems

C. W. Huang*, Kuei-Ann Wen

*Corresponding author for this work

Research output: Contribution to journalConference articlepeer-review

1 Scopus citations

Abstract

A low complexity 3-stage parallel interference cancellation (LCPIC) receiver for DS-CDMA cellular systems is proposed and analyzed in this work. Based on numerical analyses, the power efficiency of the LCPIC receiver is close to that of the 3-stage PIC receiver and better than that of the 2-stage PIC receiver in AWGN with either perfect power control or log-normal power control error. In addition, the near-far resistance of the LCPIC, 2-stage, 3-stage PIC, and SIC receivers are analogous since their performance are undistinguishable in near-far channels. Still more, the computational complexity, which is in terms of the needs of flops per bit decision, of the LCPIC receiver is much less than that of the 3-stage PIC receiver and only a little more than that of the 2-stage PIC receiver.

Original languageEnglish
Article number956893
Pages (from-to)853-857
Number of pages5
JournalIEEE Vehicular Technology Conference
Volume2
DOIs
StatePublished - 7 Oct 2001
EventIEEE 54th Vehicular Technology Conference (VTC FALL 2001) - Atlantic City, NJ, United States
Duration: 7 Oct 200111 Oct 2001

Fingerprint

Dive into the research topics of 'A low-complexity 3-stage parallel interference cancellation receiver (LCPIC) for DS-CDMA cellular systems'. Together they form a unique fingerprint.

Cite this