A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system

Bo-Cheng Lai*, Patrick Schaumont, Ingrid Verbauwhede

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Abstract

This paper proposes a light-weight cooperative multi-threading programming model for an embedded multi-processor system. The synchronization between different threads is obtained by a test-and-set-lock. Each processor needs to acquire the lock before accessing shared resources. To reduce the overhead of software thread-management, a hardware thread-queue manager is added to maintain the stack pointer for each thread. This reduces off-chip memory accesses during context switches. The whole multi-processor system, including software stack and hardware architecture, is evaluated with a cycle-accurate simulation platform. With a data-flow-based image encoder as the driver application, the multi-processor system with hardware thread-queue manager achieves 9.5% performance speedup compared to a pure software thread-queue manager.

Original languageEnglish
Title of host publicationConference Record of The Thirty-Ninth Asilomar Conference on Signals, Systems and Computers
Pages1647-1651
Number of pages5
DOIs
StatePublished - 1 Dec 2005
Event39th Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, United States
Duration: 28 Oct 20051 Nov 2005

Publication series

NameConference Record - Asilomar Conference on Signals, Systems and Computers
Volume2005
ISSN (Print)1058-6393

Conference

Conference39th Asilomar Conference on Signals, Systems and Computers
Country/TerritoryUnited States
CityPacific Grove, CA
Period28/10/051/11/05

Fingerprint

Dive into the research topics of 'A light-weight cooperative multi-threading with hardware supported thread-management on an embedded multi-processor system'. Together they form a unique fingerprint.

Cite this