A fully-integrated low-power 2.4-GHZ CMOS transceiver for wireless personal area network applications

Chia Pei Chen*, Kuei-Ann Wen, Ming Jen Yang, Hsun Hsiu Huang, Tung Ying Chiang, Jheng Liang Chen, Ming Chieh Chen, Hong Sing Kao, Chung Chih Su, Fong Wei Kuo

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

Abstract

A low-power transceiver consuming 13 mA and 19 mA in the transmit and receive mode, respectively, is designed to operate with a minimum supply voltage of 1.9 V. The receiver employs a dual-conversion low-IF architecture to reduce the current consumption efficiently. With the assistance of an outstanding demodulator, it can achieve a sensitivity of-88 dBm at 0.1% BER with 1-Mb/s data rate. The transmitter adopts an architecture of open-loop VCO modulation to save significant power during data transmitting. It delivers a GFSK modulated spectrum with a nominal output power of 0 dBm. The chip was fabricated on a 4-mm 2 die using a 0.18-um CMOS process.

Original languageEnglish
Pages (from-to)489-499
Number of pages11
JournalInternational Journal of Electrical Engineering
Volume15
Issue number6
StatePublished - 1 Dec 2008

Keywords

  • CMOS integrated circuits
  • Dual conversion
  • GFSK demodulator
  • Open-loop VCO modulation

Fingerprint

Dive into the research topics of 'A fully-integrated low-power 2.4-GHZ CMOS transceiver for wireless personal area network applications'. Together they form a unique fingerprint.

Cite this