A fourth-order feedforward continuous-time delta-sigma ADC with 3MHz bandwidth

Sheng Wen Huang, Zong Yi Chen, Chung-Chih Hung, Chia Min Chen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

8 Scopus citations

Abstract

A fourth-order feedforward continuous-time (CT) delta-sigma modulator is presented. The modulator takes an active-RC OpAmp as the first stage because of the high-linearity requirement, and the other three stages are composed by Gm-C integrators. In feedforward topology, a higher out-of-band NTF gain could be taken for better performance. As we know, the most important part in the feedforward CT ΔΣ modulator is the summation circuit for the feedforward paths. The modulator uses a tuning adder, which we propose, to make sure the modulator can work correctly even under the influence of the process variation on resistors. Finally, the delta-sigma modulator is implemented in standard digital 0.18-μm CMOS process, which achieves 57.84 dB SNDR over a 3MHz signal bandwidth at an OSR of 16.67. The power consumption of the CT delta-sigma modulator is 11.8 mW from the 1.8-V supply.

Original languageEnglish
Title of host publication2010 IEEE International 53rd Midwest Symposium on Circuits and Systems, MWSCAS 2010
Pages33-36
Number of pages4
DOIs
StatePublished - 2010
Event53rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2010 - Seattle, WA, United States
Duration: 1 Aug 20104 Aug 2010

Publication series

NameMidwest Symposium on Circuits and Systems
ISSN (Print)1548-3746

Conference

Conference53rd IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2010
Country/TerritoryUnited States
CitySeattle, WA
Period1/08/104/08/10

Keywords

  • Continuous-time
  • Delta-sigma
  • Modulator

Fingerprint

Dive into the research topics of 'A fourth-order feedforward continuous-time delta-sigma ADC with 3MHz bandwidth'. Together they form a unique fingerprint.

Cite this