A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit

Yao Lin Chen; Jen Wei Lee; Po Chun Liu; Hsie-Chia Chang; Chen-Yi Lee

doi:10.1109/ISCAS.2011.5937665

A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit

Yao Lin Chen^*, Jen Wei Lee, Po Chun Liu, Hsie-Chia Chang, Chen-Yi Lee

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

17 Scopus citations

Abstract

To enhance the data security in network communications, this paper presents a dual-field elliptic curve cryptographic processor (DECP) supporting all finite field operations and elliptic curve (EC) functions. Based on the fast radix-4 unified division algorithm, the execution time can be significantly reduced by a factor of three. By exploiting the hardware sharing and the ladder selection techniques, the proposed 160-bit and 256-bit DECP can have competitive execution cycle with only 0.29mm² and 0.45mm² silicon area in 90nm CMOS technology. In addition, the operating frequency in dual field can be increased by applying the data-path separation method and the degree checker. Our proposed DECP is over 2∼6 times better in area-time product than relative works.

Original language	English
Title of host publication	2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Pages	713-716
Number of pages	4
DOIs	https://doi.org/10.1109/ISCAS.2011.5937665
State	Published - 2 Aug 2011
Event	2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 - Rio de Janeiro, Brazil Duration: 15 May 2011 → 18 May 2011

Publication series

Name	Proceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)	0271-4310

Conference

Conference	2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011
Country/Territory	Brazil
City	Rio de Janeiro
Period	15/05/11 → 18/05/11

Access to Document

10.1109/ISCAS.2011.5937665

Cite this

Chen, Y. L., Lee, J. W., Liu, P. C., Chang, H.-C., & Lee, C.-Y. (2011). A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit. In 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 (pp. 713-716). Article 5937665 (Proceedings - IEEE International Symposium on Circuits and Systems). https://doi.org/10.1109/ISCAS.2011.5937665

@inproceedings{d2c51da085c54ff4be0cc9e544eebb11,

title = "A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit",

abstract = "To enhance the data security in network communications, this paper presents a dual-field elliptic curve cryptographic processor (DECP) supporting all finite field operations and elliptic curve (EC) functions. Based on the fast radix-4 unified division algorithm, the execution time can be significantly reduced by a factor of three. By exploiting the hardware sharing and the ladder selection techniques, the proposed 160-bit and 256-bit DECP can have competitive execution cycle with only 0.29mm2 and 0.45mm2 silicon area in 90nm CMOS technology. In addition, the operating frequency in dual field can be increased by applying the data-path separation method and the degree checker. Our proposed DECP is over 2∼6 times better in area-time product than relative works.",

author = "Chen, {Yao Lin} and Lee, {Jen Wei} and Liu, {Po Chun} and Hsie-Chia Chang and Chen-Yi Lee",

year = "2011",

month = aug,

day = "2",

doi = "10.1109/ISCAS.2011.5937665",

language = "English",

isbn = "9781424494736",

series = "Proceedings - IEEE International Symposium on Circuits and Systems",

pages = "713--716",

booktitle = "2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011",

note = "2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011 ; Conference date: 15-05-2011 Through 18-05-2011",

}

Chen, YL, Lee, JW, Liu, PC, Chang, H-C & Lee, C-Y 2011, A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit. in 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011., 5937665, Proceedings - IEEE International Symposium on Circuits and Systems, pp. 713-716, 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011, Rio de Janeiro, Brazil, 15/05/11. https://doi.org/10.1109/ISCAS.2011.5937665

A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit. / Chen, Yao Lin; Lee, Jen Wei; Liu, Po Chun et al.
2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011. 2011. p. 713-716 5937665 (Proceedings - IEEE International Symposium on Circuits and Systems).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit

AU - Chen, Yao Lin

AU - Lee, Jen Wei

AU - Liu, Po Chun

AU - Chang, Hsie-Chia

AU - Lee, Chen-Yi

PY - 2011/8/2

Y1 - 2011/8/2

N2 - To enhance the data security in network communications, this paper presents a dual-field elliptic curve cryptographic processor (DECP) supporting all finite field operations and elliptic curve (EC) functions. Based on the fast radix-4 unified division algorithm, the execution time can be significantly reduced by a factor of three. By exploiting the hardware sharing and the ladder selection techniques, the proposed 160-bit and 256-bit DECP can have competitive execution cycle with only 0.29mm2 and 0.45mm2 silicon area in 90nm CMOS technology. In addition, the operating frequency in dual field can be increased by applying the data-path separation method and the degree checker. Our proposed DECP is over 2∼6 times better in area-time product than relative works.

AB - To enhance the data security in network communications, this paper presents a dual-field elliptic curve cryptographic processor (DECP) supporting all finite field operations and elliptic curve (EC) functions. Based on the fast radix-4 unified division algorithm, the execution time can be significantly reduced by a factor of three. By exploiting the hardware sharing and the ladder selection techniques, the proposed 160-bit and 256-bit DECP can have competitive execution cycle with only 0.29mm2 and 0.45mm2 silicon area in 90nm CMOS technology. In addition, the operating frequency in dual field can be increased by applying the data-path separation method and the degree checker. Our proposed DECP is over 2∼6 times better in area-time product than relative works.

UR - http://www.scopus.com/inward/record.url?scp=79960875938&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2011.5937665

DO - 10.1109/ISCAS.2011.5937665

M3 - Conference contribution

AN - SCOPUS:79960875938

SN - 9781424494736

T3 - Proceedings - IEEE International Symposium on Circuits and Systems

SP - 713

EP - 716

BT - 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011

T2 - 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011

Y2 - 15 May 2011 through 18 May 2011

ER -

A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this