A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU

Lan Da Van, Tao Jung Wang, Sing Jia Tzeng, Tzyy Ping Jung

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

Independent Component Analysis is a widely used machine learning technique to separate mixed signals into statistically independent components. This study proposes a computation-aware (CA) Task Parallel Library (TPL) utilization procedure to parallelize the Fast Independent Component Analysis (FastICA) algorithm on a multi-core CPU. The proposed CA method separates the complex from simple computations by exploring their execution times on a multi-core CPU. TPL is used for complex calculations, but not for simple ones. In comparison to the program without the TPL, the proposed CA procedure reduces the execution time of decomposing 8- and 32-channel artificially mixed signals by 34.88% and 43.01%, respectively. The proposed CA procedure reduces the execution time of decomposing 8- and 32-channel artificially mixed signals by 10.04% and 0.93%, respectively, compared to the fully parallelized program with TPL. Using CA TPL, the decomposition of 12-channel electroencephalograms (EEG) signals take 48.27% less time than without it. The proposed CA procedure reduces execution time by 15.12% compared to the fully parallelized program with TPL.

Original languageEnglish
Title of host publicationProceedings - 2021 IEEE 14th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages171-177
Number of pages7
ISBN (Electronic)9781665438605
DOIs
StatePublished - 2021
Event14th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021 - Singapore, Singapore
Duration: 20 Dec 202123 Dec 2021

Publication series

NameProceedings - 2021 IEEE 14th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021

Conference

Conference14th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2021
Country/TerritorySingapore
CitySingapore
Period20/12/2123/12/21

Keywords

  • Computation-aware
  • FastICA
  • Multi-core
  • Parallel
  • TPL

Fingerprint

Dive into the research topics of 'A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU'. Together they form a unique fingerprint.

Cite this