A compact 12-bit DAC with novel bias scheme

Fang Ting Chou*, Chung-Chih Hung

*Corresponding author for this work

Research output: Contribution to journalLetterpeer-review

3 Scopus citations


A compact and low-power design of a 12-bit binary-weighted current-steering DAC is presented. Instead of 4096 unit current cells, the proposed design uses 192 unit current sources with two reference currents. The silicon area of the generation circuit of two reference currents is very compact as well. The area of the total current source arrays is smaller than four times the area of 6-bit current source arrays, which has significantly reduced the dimension of the analog part of a conventional 12-bit DAC. The proposed DAC achieves 400 MS/s update rate and consumes 38.7 mW from single 1.8 V supply.

Original languageEnglish
JournalIEICE Electronics Express
Issue number17
StatePublished - 13 Aug 2014


  • Compact area
  • DAC
  • Digital-to-analog converter


Dive into the research topics of 'A compact 12-bit DAC with novel bias scheme'. Together they form a unique fingerprint.

Cite this