A 94.3% Peak Efficiency Adaptive Switchable CCM and DCM Single-Inductor Multiple-Output Converter with 0.03 mV/mA Low Crosstalk and 185 nA Ultralow Quiescent

Tzu Hsien Yang, Yong Hwa Wen, Yu Jheng Ouyang, Chun Kai Chiu, Bo Kuan Wu, Ke Horng Chen*, Ying Hsi Lin, Shian Ru Lin, Tsung Yen Tsai

*Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

12 Scopus citations

Abstract

This article proposes a single-inductor multi-output converter implemented in 0.153 \mu{\mathrm {m}} CMOS process, including the adaptive switchable continuous conduction mode (CCM) and discontinuous conduction mode (DCM) (ASCD) technique, and a five-input crosstalk reduction error amplifier (CREA) to minimize the cross regulation to 0.03 mV/mA and achieve load capability up to 3 W. At ultra-light loads, the proposed ultralow power (ULP) mode is applied to reach 185 nA quiescent current and enhance light load power efficiency. Moreover, the peak efficiency is as high as 94.3% with a chip area of 1.2 \times 1.7 mm2.

Original languageEnglish
Pages (from-to)2731-2740
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume57
Issue number9
DOIs
StatePublished - 1 Sep 2022

Keywords

  • Continuous conduction mode (CCM)
  • cross regulation
  • discontinuous conduction mode (DCM)
  • single-inductor multi-output (SIMO)
  • ultralow quiescent current

Fingerprint

Dive into the research topics of 'A 94.3% Peak Efficiency Adaptive Switchable CCM and DCM Single-Inductor Multiple-Output Converter with 0.03 mV/mA Low Crosstalk and 185 nA Ultralow Quiescent'. Together they form a unique fingerprint.

Cite this