A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator

Jia Sheng Huang; Shih Che Kuo; Yu Cheng Huang; Chia Wei Kao; Che Wei Hsu; Chia Hung Chen

doi:10.1109/A-SSCC56115.2022.9980590

A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator

Jia Sheng Huang, Shih Che Kuo, Yu Cheng Huang, Chia Wei Kao, Che Wei Hsu, Chia Hung Chen

Department of Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

Incremental ΔΣ analog-to-digital-converters (IADCs) possess indispensable advantages over conventional ΔΣ counterparts to interface the sensors. By adding global reset pulses to clear the memory in oversampled modulators and decimation filters, the reset pulses output the Nyquist-rate digitized samples. The hybrid of oversampling and Nyquist-rate conversions are thus easier to multiplex among multiple channels with very low conversion latency and much simpler decimation filters. These strengths favor the IADCs for high-resolution sensor data conversions, for example, column-parallel ADCs in image sensors and touch control panels. However, a first-order IADC (IADC1) is too slow and at least a second-order (IADC2) or a higher-order one is mandatory to shorten the conversion time and achieve good energy efficiency. To mitigate the instability of high-order IADCs and extend the non-overloaded input range, cascaded or multi-stage noise-shaping (MASH) modulators is an effective solution. In this paper, a MASH IADC (IADC2-1) incorporating an IADC2 and an IADC1 is proposed to operate in two steps by re-using and re-configuring the same circuits of IADC2-1. The third-order noise-shaping performance is boosted up to fifth-order with very low oversampling ratio (OSR) and very small area in 0.18 μm technology.

Original language	English
Title of host publication	2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	2-4
Number of pages	3
ISBN (Electronic)	9781665471435
DOIs	https://doi.org/10.1109/A-SSCC56115.2022.9980590
State	Published - 2022
Event	2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Taipei, Taiwan Duration: 6 Nov 2022 → 9 Nov 2022

Publication series

Name	2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings

Conference

Conference	2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022
Country/Territory	Taiwan
City	Taipei
Period	6/11/22 → 9/11/22

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/A-SSCC56115.2022.9980590

Cite this

Huang, J. S., Kuo, S. C., Huang, Y. C., Kao, C. W., Hsu, C. W., & Chen, C. H. (2022). A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator. In 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings (pp. 2-4). (2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/A-SSCC56115.2022.9980590

Huang, Jia Sheng ; Kuo, Shih Che ; Huang, Yu Cheng et al. / A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator. 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2022. pp. 2-4 (2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings).

@inproceedings{ac1ad8cb1d9c49b499af641ded101178,

title = "A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator",

abstract = "Incremental ΔΣ analog-to-digital-converters (IADCs) possess indispensable advantages over conventional ΔΣ counterparts to interface the sensors. By adding global reset pulses to clear the memory in oversampled modulators and decimation filters, the reset pulses output the Nyquist-rate digitized samples. The hybrid of oversampling and Nyquist-rate conversions are thus easier to multiplex among multiple channels with very low conversion latency and much simpler decimation filters. These strengths favor the IADCs for high-resolution sensor data conversions, for example, column-parallel ADCs in image sensors and touch control panels. However, a first-order IADC (IADC1) is too slow and at least a second-order (IADC2) or a higher-order one is mandatory to shorten the conversion time and achieve good energy efficiency. To mitigate the instability of high-order IADCs and extend the non-overloaded input range, cascaded or multi-stage noise-shaping (MASH) modulators is an effective solution. In this paper, a MASH IADC (IADC2-1) incorporating an IADC2 and an IADC1 is proposed to operate in two steps by re-using and re-configuring the same circuits of IADC2-1. The third-order noise-shaping performance is boosted up to fifth-order with very low oversampling ratio (OSR) and very small area in 0.18 μm technology.",

author = "Huang, {Jia Sheng} and Kuo, {Shih Che} and Huang, {Yu Cheng} and Kao, {Chia Wei} and Hsu, {Che Wei} and Chen, {Chia Hung}",

note = "Publisher Copyright: {\textcopyright} 2022 IEEE.; 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 ; Conference date: 06-11-2022 Through 09-11-2022",

year = "2022",

doi = "10.1109/A-SSCC56115.2022.9980590",

language = "English",

series = "2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "2--4",

booktitle = "2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings",

address = "United States",

}

Huang, JS, Kuo, SC, Huang, YC, Kao, CW, Hsu, CW & Chen, CH 2022, A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator. in 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings. 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings, Institute of Electrical and Electronics Engineers Inc., pp. 2-4, 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022, Taipei, Taiwan, 6/11/22. https://doi.org/10.1109/A-SSCC56115.2022.9980590

A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator. / Huang, Jia Sheng; Kuo, Shih Che; Huang, Yu Cheng et al.
2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 2022. p. 2-4 (2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator

AU - Huang, Jia Sheng

AU - Kuo, Shih Che

AU - Huang, Yu Cheng

AU - Kao, Chia Wei

AU - Hsu, Che Wei

AU - Chen, Chia Hung

PY - 2022

Y1 - 2022

N2 - Incremental ΔΣ analog-to-digital-converters (IADCs) possess indispensable advantages over conventional ΔΣ counterparts to interface the sensors. By adding global reset pulses to clear the memory in oversampled modulators and decimation filters, the reset pulses output the Nyquist-rate digitized samples. The hybrid of oversampling and Nyquist-rate conversions are thus easier to multiplex among multiple channels with very low conversion latency and much simpler decimation filters. These strengths favor the IADCs for high-resolution sensor data conversions, for example, column-parallel ADCs in image sensors and touch control panels. However, a first-order IADC (IADC1) is too slow and at least a second-order (IADC2) or a higher-order one is mandatory to shorten the conversion time and achieve good energy efficiency. To mitigate the instability of high-order IADCs and extend the non-overloaded input range, cascaded or multi-stage noise-shaping (MASH) modulators is an effective solution. In this paper, a MASH IADC (IADC2-1) incorporating an IADC2 and an IADC1 is proposed to operate in two steps by re-using and re-configuring the same circuits of IADC2-1. The third-order noise-shaping performance is boosted up to fifth-order with very low oversampling ratio (OSR) and very small area in 0.18 μm technology.

AB - Incremental ΔΣ analog-to-digital-converters (IADCs) possess indispensable advantages over conventional ΔΣ counterparts to interface the sensors. By adding global reset pulses to clear the memory in oversampled modulators and decimation filters, the reset pulses output the Nyquist-rate digitized samples. The hybrid of oversampling and Nyquist-rate conversions are thus easier to multiplex among multiple channels with very low conversion latency and much simpler decimation filters. These strengths favor the IADCs for high-resolution sensor data conversions, for example, column-parallel ADCs in image sensors and touch control panels. However, a first-order IADC (IADC1) is too slow and at least a second-order (IADC2) or a higher-order one is mandatory to shorten the conversion time and achieve good energy efficiency. To mitigate the instability of high-order IADCs and extend the non-overloaded input range, cascaded or multi-stage noise-shaping (MASH) modulators is an effective solution. In this paper, a MASH IADC (IADC2-1) incorporating an IADC2 and an IADC1 is proposed to operate in two steps by re-using and re-configuring the same circuits of IADC2-1. The third-order noise-shaping performance is boosted up to fifth-order with very low oversampling ratio (OSR) and very small area in 0.18 μm technology.

UR - http://www.scopus.com/inward/record.url?scp=85146556499&partnerID=8YFLogxK

U2 - 10.1109/A-SSCC56115.2022.9980590

DO - 10.1109/A-SSCC56115.2022.9980590

M3 - Conference contribution

AN - SCOPUS:85146556499

T3 - 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings

SP - 2

EP - 4

BT - 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022

Y2 - 6 November 2022 through 9 November 2022

ER -

Huang JS, Kuo SC, Huang YC, Kao CW, Hsu CW, Chen CH. A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator. In 2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings. Institute of Electrical and Electronics Engineers Inc. 2022. p. 2-4. (2022 IEEE Asian Solid-State Circuits Conference, A-SSCC 2022 - Proceedings). doi: 10.1109/A-SSCC56115.2022.9980590

A 91-dB DR 20-kHz BW 5th-Order Multi-Step Incremental ADC for Sensor Interfaces by Re-Using a MASH 2-1 Modulator

Abstract

Publication series

Conference

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this