A 677-μW 90-dB DR 16-kHz BW Incremental ΔΣ ADC for Sensor Interfaces

Chia Wei Kao, Che Wei Hsu, Jia Sheng Huang, Yu Cheng Huang, Shih Che Kuo, Chia Hung Chen*

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

Incremental ADCs (IADC) have more advantages and are now popular in high-resolution sensor interface circuits. In this paper, we proposed and demonstrate a power- and area-optimized IADC, using second-order feedforward one-bit modulator. With very simple coefficients scaling, the dynamic range is very wide and it can achieve 90-dB dynamic range and peak SNDR 86.2 dB with 2.6 Vpp, and its occupied area 0.025 mm2. It can achieve 16 kHz bandwidth with power consumption 677 μW, which results in a Schreier FoM 162 dB. It is very suitable for integration on sensor system-on-chip.

Original languageEnglish
Title of host publication2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781665419154
DOIs
StatePublished - 19 Apr 2021
Event2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Hsinchu, Taiwan
Duration: 19 Apr 202122 Apr 2021

Publication series

Name2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings

Conference

Conference2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021
Country/TerritoryTaiwan
CityHsinchu
Period19/04/2122/04/21

Fingerprint

Dive into the research topics of 'A 677-μW 90-dB DR 16-kHz BW Incremental ΔΣ ADC for Sensor Interfaces'. Together they form a unique fingerprint.

Cite this