A 6̃10-GHz ultra-wideband tunable lna

Yang Chaun Chen; Chien-Nan Kuo

doi:10.1109/ISCAS.2005.1465781

A 6̃10-GHz ultra-wideband tunable lna

Yang Chaun Chen, Chien-Nan Kuo

Research output: Contribution to journal › Conference article › peer-review

35 Scopus citations

Abstract

In this paper a CMOS low noise amplifier (LNA) is designed with tunable output over an ultra-wideband. The cascode configuration is employed in this circuit, with the inductive source degeneration (ISD) and a three-section bandpass Chebyshev filter to achieve broadband input impedance matching. A source follower acts as the buffer stage for broadband output impedance matching. Signal output is bandtunable over the frequency range from 6-GHz to 10-GHz. The circuit is fabricated in a standard 0.18um CMOS process. Circuit performance achieves maximum power gain, S21, of 11.6 dB, the input return loss, S11, better than 9 dB, and the best noise figure of 4.2dB. The circuit consumes power of 11.6mW.

Original language	English
Article number	1465781
Pages (from-to)	5099-5102
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
DOIs	https://doi.org/10.1109/ISCAS.2005.1465781
State	Published - 1 Dec 2005
Event	IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan Duration: 23 May 2005 → 26 May 2005

Access to Document

10.1109/ISCAS.2005.1465781

Cite this

@article{4c072d0acedb4599b032e6512f36479d,

title = "A {\~6}10-GHz ultra-wideband tunable lna",

abstract = "In this paper a CMOS low noise amplifier (LNA) is designed with tunable output over an ultra-wideband. The cascode configuration is employed in this circuit, with the inductive source degeneration (ISD) and a three-section bandpass Chebyshev filter to achieve broadband input impedance matching. A source follower acts as the buffer stage for broadband output impedance matching. Signal output is bandtunable over the frequency range from 6-GHz to 10-GHz. The circuit is fabricated in a standard 0.18um CMOS process. Circuit performance achieves maximum power gain, S21, of 11.6 dB, the input return loss, S11, better than 9 dB, and the best noise figure of 4.2dB. The circuit consumes power of 11.6mW.",

author = "Chen, {Yang Chaun} and Chien-Nan Kuo",

year = "2005",

month = dec,

day = "1",

doi = "10.1109/ISCAS.2005.1465781",

language = "English",

pages = "5099--5102",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 ; Conference date: 23-05-2005 Through 26-05-2005",

}

TY - JOUR

T1 - A 6̃10-GHz ultra-wideband tunable lna

AU - Chen, Yang Chaun

AU - Kuo, Chien-Nan

PY - 2005/12/1

Y1 - 2005/12/1

N2 - In this paper a CMOS low noise amplifier (LNA) is designed with tunable output over an ultra-wideband. The cascode configuration is employed in this circuit, with the inductive source degeneration (ISD) and a three-section bandpass Chebyshev filter to achieve broadband input impedance matching. A source follower acts as the buffer stage for broadband output impedance matching. Signal output is bandtunable over the frequency range from 6-GHz to 10-GHz. The circuit is fabricated in a standard 0.18um CMOS process. Circuit performance achieves maximum power gain, S21, of 11.6 dB, the input return loss, S11, better than 9 dB, and the best noise figure of 4.2dB. The circuit consumes power of 11.6mW.

AB - In this paper a CMOS low noise amplifier (LNA) is designed with tunable output over an ultra-wideband. The cascode configuration is employed in this circuit, with the inductive source degeneration (ISD) and a three-section bandpass Chebyshev filter to achieve broadband input impedance matching. A source follower acts as the buffer stage for broadband output impedance matching. Signal output is bandtunable over the frequency range from 6-GHz to 10-GHz. The circuit is fabricated in a standard 0.18um CMOS process. Circuit performance achieves maximum power gain, S21, of 11.6 dB, the input return loss, S11, better than 9 dB, and the best noise figure of 4.2dB. The circuit consumes power of 11.6mW.

UR - http://www.scopus.com/inward/record.url?scp=43049174511&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2005.1465781

DO - 10.1109/ISCAS.2005.1465781

M3 - Conference article

AN - SCOPUS:43049174511

SN - 0271-4310

SP - 5099

EP - 5102

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 1465781

T2 - IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005

Y2 - 23 May 2005 through 26 May 2005

ER -

A 6̃10-GHz ultra-wideband tunable lna

Abstract

Access to Document

Other files and links

Fingerprint

Cite this