A 5.79-Gb/s energy-efficient multirate LDPC codec chip for IEEE 802.15.3c applications

Shao Wei Yen*, Shiang Yu Hung, Chih Lung Chen, Hsie-Chia Chang, Shyh-Jye Jou, Chen-Yi Lee

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    52 Scopus citations


    An LDPC codec chip supporting four code rates of IEEE 802.15.3c applications is presented. After utilizing row-based layered scheduling, the normalized min-sum (NMS) algorithm can reduce half of the iteration number while maintaining similar performance. According to the unique code structure of the parity-check matrix, a reconfigurable 8/16/32-input sorter is designed to deal with LDPC codes in four different code rates. Both sorter input reallocation and pre-coded routing switch are proposed to alleviate routing complexity, leading to 64% input reduction of multiplexers. In addition, an adder-accumulator-shift register (AASR) circuit is proposed for the LDPC encoder to reduce hardware complexity. After implemented in 65-nm 1P10M CMOS process, the proposed LDPC decoder chip can achieve maximum 5.79-Gb/s throughput with the hardware efficiency of 3.7 Gb/s/mm 2 and energy efficiency of 62.4 pJ/b, respectively.

    Original languageEnglish
    Article number6198294
    Pages (from-to)2246-2257
    Number of pages12
    JournalIEEE Journal of Solid-State Circuits
    Issue number9
    StatePublished - 2012


    • IEEE 802.15.3c
    • low-density parity-check (LDPC) codes
    • row-based layered scheduling


    Dive into the research topics of 'A 5.79-Gb/s energy-efficient multirate LDPC codec chip for IEEE 802.15.3c applications'. Together they form a unique fingerprint.

    Cite this