A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems

Chee Kit Ng; Yu Chun Lin; Shyh Jye Jou

doi:10.1109/VLSI-DAT.2019.8741878

A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems

Chee Kit Ng, Yu Chun Lin, Shyh Jye Jou

Institute of Electronics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

A 50Gb/s all-digital adaptive noise-suppression (NS) feed-forward equalizer (AFFE) and adaptive decision feedback equalizer (ADFE) for 2-level pulse amplitude modulation (2-PAM) serial link systems with SNR based power management scheme is presented. Based on a parallel extended incremental coefficientslookahead scheme (EICL), we propose a reconfigurable Dual Datapaths Self-Lookahead Filter (DD-SLF) for ADFE. SNR-power management skill is adopted to adaptively adjust the hardware configuration in different channel environment and SNR to achieve optimum energy efficiency. The whole equalizer which operates at 1 GHz system clock rate with 50 parallelisms is implemented in 40nm CMOS technology with a core area 0.38mm². The equalizer with 50Gb/s throughput rate achieves 2.6pJ/bit energy efficiency under 0.81V supply measurement results.

Original language	English
Title of host publication	2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781728106557
DOIs	https://doi.org/10.1109/VLSI-DAT.2019.8741878
State	Published - Apr 2019
Event	2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 - Hsinchu, Taiwan Duration: 22 Apr 2019 → 25 Apr 2019

Publication series

Name	2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

Conference

Conference	2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019
Country/Territory	Taiwan
City	Hsinchu
Period	22/04/19 → 25/04/19

Keywords

2-PAM digital adaptive decision feedback equalizer
Serial link
SNR power management

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/VLSI-DAT.2019.8741878

Cite this

Ng, C. K., Lin, Y. C., & Jou, S. J. (2019). A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems. In 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 Article 8741878 (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-DAT.2019.8741878

@inproceedings{bf483fe2d99c4f03a490a9b7735939d9,

title = "A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems",

abstract = "A 50Gb/s all-digital adaptive noise-suppression (NS) feed-forward equalizer (AFFE) and adaptive decision feedback equalizer (ADFE) for 2-level pulse amplitude modulation (2-PAM) serial link systems with SNR based power management scheme is presented. Based on a parallel extended incremental coefficientslookahead scheme (EICL), we propose a reconfigurable Dual Datapaths Self-Lookahead Filter (DD-SLF) for ADFE. SNR-power management skill is adopted to adaptively adjust the hardware configuration in different channel environment and SNR to achieve optimum energy efficiency. The whole equalizer which operates at 1 GHz system clock rate with 50 parallelisms is implemented in 40nm CMOS technology with a core area 0.38mm2. The equalizer with 50Gb/s throughput rate achieves 2.6pJ/bit energy efficiency under 0.81V supply measurement results.",

keywords = "2-PAM digital adaptive decision feedback equalizer, Serial link, SNR power management",

author = "Ng, {Chee Kit} and Lin, {Yu Chun} and Jou, {Shyh Jye}",

year = "2019",

month = apr,

doi = "10.1109/VLSI-DAT.2019.8741878",

language = "English",

series = "2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019",

address = "United States",

note = "2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019 ; Conference date: 22-04-2019 Through 25-04-2019",

}

Ng, CK, Lin, YC & Jou, SJ 2019, A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems. in 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019., 8741878, 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Institute of Electrical and Electronics Engineers Inc., 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Hsinchu, Taiwan, 22/04/19. https://doi.org/10.1109/VLSI-DAT.2019.8741878

A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems. / Ng, Chee Kit; Lin, Yu Chun; Jou, Shyh Jye.
2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019. Institute of Electrical and Electronics Engineers Inc., 2019. 8741878 (2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems

AU - Ng, Chee Kit

AU - Lin, Yu Chun

AU - Jou, Shyh Jye

PY - 2019/4

Y1 - 2019/4

N2 - A 50Gb/s all-digital adaptive noise-suppression (NS) feed-forward equalizer (AFFE) and adaptive decision feedback equalizer (ADFE) for 2-level pulse amplitude modulation (2-PAM) serial link systems with SNR based power management scheme is presented. Based on a parallel extended incremental coefficientslookahead scheme (EICL), we propose a reconfigurable Dual Datapaths Self-Lookahead Filter (DD-SLF) for ADFE. SNR-power management skill is adopted to adaptively adjust the hardware configuration in different channel environment and SNR to achieve optimum energy efficiency. The whole equalizer which operates at 1 GHz system clock rate with 50 parallelisms is implemented in 40nm CMOS technology with a core area 0.38mm2. The equalizer with 50Gb/s throughput rate achieves 2.6pJ/bit energy efficiency under 0.81V supply measurement results.

AB - A 50Gb/s all-digital adaptive noise-suppression (NS) feed-forward equalizer (AFFE) and adaptive decision feedback equalizer (ADFE) for 2-level pulse amplitude modulation (2-PAM) serial link systems with SNR based power management scheme is presented. Based on a parallel extended incremental coefficientslookahead scheme (EICL), we propose a reconfigurable Dual Datapaths Self-Lookahead Filter (DD-SLF) for ADFE. SNR-power management skill is adopted to adaptively adjust the hardware configuration in different channel environment and SNR to achieve optimum energy efficiency. The whole equalizer which operates at 1 GHz system clock rate with 50 parallelisms is implemented in 40nm CMOS technology with a core area 0.38mm2. The equalizer with 50Gb/s throughput rate achieves 2.6pJ/bit energy efficiency under 0.81V supply measurement results.

KW - 2-PAM digital adaptive decision feedback equalizer

KW - Serial link

KW - SNR power management

UR - http://www.scopus.com/inward/record.url?scp=85068624092&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT.2019.8741878

DO - 10.1109/VLSI-DAT.2019.8741878

M3 - Conference contribution

AN - SCOPUS:85068624092

T3 - 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

BT - 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2019 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019

Y2 - 22 April 2019 through 25 April 2019

ER -

A 50 Gb/s Adaptive ADFE with SNR based power management for 2-PAM systems

Abstract

Publication series

Conference

Keywords

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this