A 40 nm 535 Mbps multiple code-rate turbo decoder chip using reciprocal dual trellis

Chen Yang Lin, Cheng Chi Wong, Hsie-Chia Chang

Research output: Contribution to journalArticlepeer-review

6 Scopus citations


This paper presents a multiple code-rate turbo decoder using the reciprocal dual trellis to improve the hardware efficiency. For a convolutional code with code rate k/(k+1) , its corresponding reciprocal dual code with rate 1/(k+1) has smaller codeword space than the original code while k>1 , leading to a simplified trellis of the high code-rate code. The proposed decoder architecture can decode code rate k/(k+1) constituent convolutional codes for k=1, 2, 4, 8, and 16. Moreover, two parallel soft-in/soft-out (SISO) decoders are exploited in our turbo decoder by using the quadratic permutation polynomial (QPP) interleaver to improve the decoding speed. After fabricated in 1P9M CMOS 40 nm process, the proposed decoder with 1.27 mm2 core area can achieve 535 Mbps throughput at 8/9 code rate, and the energy efficiency is 0.068 nJ/bit/iteration at 0.9 V.

Original languageEnglish
Article number6642065
Pages (from-to)2662-2670
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Issue number11
StatePublished - 2013


  • High code rate
  • quadratic permutation polynomial (QPP) interleaver
  • reciprocal dual trellis
  • turbo decoder


Dive into the research topics of 'A 40 nm 535 Mbps multiple code-rate turbo decoder chip using reciprocal dual trellis'. Together they form a unique fingerprint.

Cite this