A 3-to-10GHz 14-band CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system

Tai You Lu*, Wei-Zen Chen

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

26 Scopus citations

Abstract

A 3-to-10GHz 14-band CMOS frequency synthesizer with spur reduction for MB-OFDM UWB systems is presented. Based on a single PLL and two-stage frequency mixing architecture, the image spurs are suppressed below -45dBc and improved by more than 22dB using an I/Q calibration for the single-side-band mixers. Implemented in 0.18pm CMOS, the chip draws 65mA from a single 1.8V supply.

Original languageEnglish
Title of host publication2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC
DOIs
StatePublished - 21 Aug 2008
Event2008 IEEE International Solid State Circuits Conference, ISSCC - San Francisco, CA, United States
Duration: 3 Feb 20087 Feb 2008

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
Volume51
ISSN (Print)0193-6530

Conference

Conference2008 IEEE International Solid State Circuits Conference, ISSCC
Country/TerritoryUnited States
CitySan Francisco, CA
Period3/02/087/02/08

Fingerprint

Dive into the research topics of 'A 3-to-10GHz 14-band CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system'. Together they form a unique fingerprint.

Cite this