A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system

Yi Min Lin; Chih Lung Chen; Hsie-Chia Chang; Chen-Yi Lee

doi:10.1109/ASSCC.2009.5357174

A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system

Yi Min Lin^*, Chih Lung Chen^*, Hsie-Chia Chang, Chen-Yi Lee

^*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Scopus citations

Abstract

This paper provides a soft BCH decoder using error magnitudes to deal with least reliable bits. With soft information from the previous decoder defined in digital video broadcasting (DVB), the proposed soft BCH decoder provides much lower complexity and latency than the traditional hard BCH decoder while still maintaining performance. The proposed error locator evaluator architecture evaluates error locations without Chien search, leading to high throughput. Börck-Pereyra error magnitudes solvers (BP-EMS) is presented to improve decoding efficiency and hardware complexity. The experimental result reveals that our proposed soft (32400, 32208) BCH decoder defined in DVB-S2 system can save 50.0% gate-count and achieve 314.5Mbps in standard CMOS 90nm technology.

Original language	English
Title of host publication	Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
Pages	373-376
Number of pages	4
DOIs	https://doi.org/10.1109/ASSCC.2009.5357174
State	Published - 2009
Event	2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 - Taipei, Taiwan Duration: 16 Nov 2009 → 18 Nov 2009

Publication series

Name	Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Conference

Conference	2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
Country/Territory	Taiwan
City	Taipei
Period	16/11/09 → 18/11/09

Keywords

Bose-Chaudhuri-Hochquenghem (BCH) codes
Digital video broadcasting
Error correction coding

Access to Document

10.1109/ASSCC.2009.5357174

Cite this

Lin, Y. M., Chen, C. L., Chang, H.-C., & Lee, C.-Y. (2009). A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system. In Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 (pp. 373-376). Article 5357174 (Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009). https://doi.org/10.1109/ASSCC.2009.5357174

@inproceedings{51138e1dae59421a872cd266adcf1d88,

title = "A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system",

abstract = "This paper provides a soft BCH decoder using error magnitudes to deal with least reliable bits. With soft information from the previous decoder defined in digital video broadcasting (DVB), the proposed soft BCH decoder provides much lower complexity and latency than the traditional hard BCH decoder while still maintaining performance. The proposed error locator evaluator architecture evaluates error locations without Chien search, leading to high throughput. B{\"o}rck-Pereyra error magnitudes solvers (BP-EMS) is presented to improve decoding efficiency and hardware complexity. The experimental result reveals that our proposed soft (32400, 32208) BCH decoder defined in DVB-S2 system can save 50.0% gate-count and achieve 314.5Mbps in standard CMOS 90nm technology.",

keywords = "Bose-Chaudhuri-Hochquenghem (BCH) codes, Digital video broadcasting, Error correction coding",

author = "Lin, {Yi Min} and Chen, {Chih Lung} and Hsie-Chia Chang and Chen-Yi Lee",

year = "2009",

doi = "10.1109/ASSCC.2009.5357174",

language = "English",

isbn = "9781424444342",

series = "Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009",

pages = "373--376",

booktitle = "Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009",

note = "2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 ; Conference date: 16-11-2009 Through 18-11-2009",

}

Lin, YM, Chen, CL, Chang, H-C & Lee, C-Y 2009, A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system. in Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009., 5357174, Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009, pp. 373-376, 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009, Taipei, Taiwan, 16/11/09. https://doi.org/10.1109/ASSCC.2009.5357174

A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system. / Lin, Yi Min; Chen, Chih Lung; Chang, Hsie-Chia et al.
Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. p. 373-376 5357174 (Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system

AU - Lin, Yi Min

AU - Chen, Chih Lung

AU - Chang, Hsie-Chia

AU - Lee, Chen-Yi

PY - 2009

Y1 - 2009

N2 - This paper provides a soft BCH decoder using error magnitudes to deal with least reliable bits. With soft information from the previous decoder defined in digital video broadcasting (DVB), the proposed soft BCH decoder provides much lower complexity and latency than the traditional hard BCH decoder while still maintaining performance. The proposed error locator evaluator architecture evaluates error locations without Chien search, leading to high throughput. Börck-Pereyra error magnitudes solvers (BP-EMS) is presented to improve decoding efficiency and hardware complexity. The experimental result reveals that our proposed soft (32400, 32208) BCH decoder defined in DVB-S2 system can save 50.0% gate-count and achieve 314.5Mbps in standard CMOS 90nm technology.

AB - This paper provides a soft BCH decoder using error magnitudes to deal with least reliable bits. With soft information from the previous decoder defined in digital video broadcasting (DVB), the proposed soft BCH decoder provides much lower complexity and latency than the traditional hard BCH decoder while still maintaining performance. The proposed error locator evaluator architecture evaluates error locations without Chien search, leading to high throughput. Börck-Pereyra error magnitudes solvers (BP-EMS) is presented to improve decoding efficiency and hardware complexity. The experimental result reveals that our proposed soft (32400, 32208) BCH decoder defined in DVB-S2 system can save 50.0% gate-count and achieve 314.5Mbps in standard CMOS 90nm technology.

KW - Bose-Chaudhuri-Hochquenghem (BCH) codes

KW - Digital video broadcasting

KW - Error correction coding

UR - http://www.scopus.com/inward/record.url?scp=76249123837&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2009.5357174

DO - 10.1109/ASSCC.2009.5357174

M3 - Conference contribution

AN - SCOPUS:76249123837

SN - 9781424444342

T3 - Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

SP - 373

EP - 376

BT - Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

T2 - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Y2 - 16 November 2009 through 18 November 2009

ER -

A 26.9K 314.5Mbps soft (32400, 32208) BCH decoder chip for DVB-S2 system

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this