A 2.5 Gbps CMOS optical receiver analog front-end

Wei-Zen Chen; Chao Hsin Lu

doi:10.1109/CICC.2002.1012842

A 2.5 Gbps CMOS optical receiver analog front-end

Wei-Zen Chen, Chao Hsin Lu

Institute of Electronics

Research output: Contribution to journal › Article › peer-review

38 Scopus citations

Abstract

A 3 V, single chip optical receiver analog front-end capable of operating at 2.5 Gbit/sec is fabricated in a 0.35 μ m CMOS technology. The IC contains a TIA with 54.5 dBΩ conversion gain, f _-3dB of 2.5 GHz, and a limiting amplifier with a conversion gain of 42 dB, f _-3db of 2.3 GHz. The TIA is DC coupled to the limiting amplifier. The measured eye diagram meet OC-48 transition mask. Input referred noise current is about 800 nA.

Original language	English
Pages (from-to)	359-362
Number of pages	4
Journal	Proceedings of the Custom Integrated Circuits Conference
DOIs	https://doi.org/10.1109/CICC.2002.1012842
State	Published - 1 Jan 2002

Access to Document

10.1109/CICC.2002.1012842

Cite this

@article{3cb705011aa0463eadd70d7c864095ca,

title = "A 2.5 Gbps CMOS optical receiver analog front-end",

abstract = " A 3 V, single chip optical receiver analog front-end capable of operating at 2.5 Gbit/sec is fabricated in a 0.35 μ m CMOS technology. The IC contains a TIA with 54.5 dBΩ conversion gain, f -3dB of 2.5 GHz, and a limiting amplifier with a conversion gain of 42 dB, f -3db of 2.3 GHz. The TIA is DC coupled to the limiting amplifier. The measured eye diagram meet OC-48 transition mask. Input referred noise current is about 800 nA. ",

author = "Wei-Zen Chen and Lu, {Chao Hsin}",

year = "2002",

month = jan,

day = "1",

doi = "10.1109/CICC.2002.1012842",

language = "English",

pages = "359--362",

journal = "Proceedings of the Custom Integrated Circuits Conference",

issn = "0886-5930",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - A 2.5 Gbps CMOS optical receiver analog front-end

AU - Chen, Wei-Zen

AU - Lu, Chao Hsin

PY - 2002/1/1

Y1 - 2002/1/1

N2 - A 3 V, single chip optical receiver analog front-end capable of operating at 2.5 Gbit/sec is fabricated in a 0.35 μ m CMOS technology. The IC contains a TIA with 54.5 dBΩ conversion gain, f -3dB of 2.5 GHz, and a limiting amplifier with a conversion gain of 42 dB, f -3db of 2.3 GHz. The TIA is DC coupled to the limiting amplifier. The measured eye diagram meet OC-48 transition mask. Input referred noise current is about 800 nA.

AB - A 3 V, single chip optical receiver analog front-end capable of operating at 2.5 Gbit/sec is fabricated in a 0.35 μ m CMOS technology. The IC contains a TIA with 54.5 dBΩ conversion gain, f -3dB of 2.5 GHz, and a limiting amplifier with a conversion gain of 42 dB, f -3db of 2.3 GHz. The TIA is DC coupled to the limiting amplifier. The measured eye diagram meet OC-48 transition mask. Input referred noise current is about 800 nA.

UR - http://www.scopus.com/inward/record.url?scp=0036049051&partnerID=8YFLogxK

U2 - 10.1109/CICC.2002.1012842

DO - 10.1109/CICC.2002.1012842

M3 - Article

AN - SCOPUS:0036049051

SN - 0886-5930

SP - 359

EP - 362

JO - Proceedings of the Custom Integrated Circuits Conference

JF - Proceedings of the Custom Integrated Circuits Conference

ER -

A 2.5 Gbps CMOS optical receiver analog front-end

Abstract

Access to Document

Other files and links

Fingerprint

Cite this