A 1.8-nW, -73.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference with Self-Biased Feedback and Capacitively Coupled Schemes

Cheng Ze Shao, Shih Che Kuo, Yu Te Liao*

*Corresponding author for this work

    Research output: Contribution to journalArticlepeer-review

    1 Scopus citations

    Abstract

    This article presents a nanowatt CMOS voltage reference using self-biased and capacitively coupled schemes for improving the power supply rejection ratio (PSRR) and settling time without power-intensive auxiliary amplifiers and bias circuits. The chip was fabricated in a 0.18- $\mu \text{m}$ CMOS process. With the proposed schemes, the design can achieve a 1% settling time of 0.2 ms and a -73.5-dB PSRR at 100 Hz while only consuming 1.8 nW. The average temperature coefficient of 15 chips is 62 ppm/°C in a temperature range from -40 °C to 130 °C. The average voltage at 20 °C is 0.26 V, while the standard deviation is 1.1 mV and $3~\sigma $ accuracy is 0.43%.

    Original languageEnglish
    Article number9233942
    Pages (from-to)1795-1804
    Number of pages10
    JournalIEEE Journal of Solid-State Circuits
    Volume56
    Issue number6
    DOIs
    StatePublished - Jun 2021

    Keywords

    • CMOS voltage reference (VR)
    • low power
    • power supply rejection ratio (PSRR)
    • startup time

    Fingerprint

    Dive into the research topics of 'A 1.8-nW, -73.5-dB PSRR, 0.2-ms Startup Time, CMOS Voltage Reference with Self-Biased Feedback and Capacitively Coupled Schemes'. Together they form a unique fingerprint.

    Cite this