A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications

C. C. Lin; Jiun-In  Guo; H. C. Chang; Y. C. Yang; J. W. Chen; M. C. Tsai; J. S. Wang

doi:10.1109/ISSCC.2006.1696214

A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications

C. C. Lin^*, Jiun-In Guo, H. C. Chang, Y. C. Yang, J. W. Chen, M. C. Tsai, J. S. Wang

^*Corresponding author for this work

Institute of Electronics

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

26 Scopus citations

Abstract

Through both algorithmic and architectural optimization, the H.264 video decoder dissipates 320mW at 1.8V when operating at 120MHz for HD1080 (1920×1088 at 30frames/s). The die contains 160kgates 4.5kB memory and occupies 2.9×2.9mm² in 0.18μm CMOS.

Original language	English
Title of host publication	2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers
DOIs	https://doi.org/10.1109/ISSCC.2006.1696214
State	Published - 1 Dec 2006
Event	2006 IEEE International Solid-State Circuits Conference, ISSCC - San Francisco, CA, United States Duration: 6 Feb 2006 → 9 Feb 2006

Publication series

Name	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)	0193-6530

Conference

Conference	2006 IEEE International Solid-State Circuits Conference, ISSCC
Country/Territory	United States
City	San Francisco, CA
Period	6/02/06 → 9/02/06

Access to Document

10.1109/ISSCC.2006.1696214

Cite this

Lin, C. C., Guo, J.-I., Chang, H. C., Yang, Y. C., Chen, J. W., Tsai, M. C., & Wang, J. S. (2006). A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications. In 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers Article 1696214 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). https://doi.org/10.1109/ISSCC.2006.1696214

@inproceedings{d82a610d60244b9e938883cbd2912c22,

title = "A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications",

abstract = "Through both algorithmic and architectural optimization, the H.264 video decoder dissipates 320mW at 1.8V when operating at 120MHz for HD1080 (1920×1088 at 30frames/s). The die contains 160kgates 4.5kB memory and occupies 2.9×2.9mm2 in 0.18μm CMOS.",

author = "Lin, {C. C.} and Jiun-In Guo and Chang, {H. C.} and Yang, {Y. C.} and Chen, {J. W.} and Tsai, {M. C.} and Wang, {J. S.}",

year = "2006",

month = dec,

day = "1",

doi = "10.1109/ISSCC.2006.1696214",

language = "English",

isbn = "1424400791",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

booktitle = "2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers",

note = "2006 IEEE International Solid-State Circuits Conference, ISSCC ; Conference date: 06-02-2006 Through 09-02-2006",

}

Lin, CC, Guo, J-I, Chang, HC, Yang, YC, Chen, JW, Tsai, MC & Wang, JS 2006, A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications. in 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers., 1696214, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 2006 IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, United States, 6/02/06. https://doi.org/10.1109/ISSCC.2006.1696214

A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications. / Lin, C. C.; Guo, Jiun-In ; Chang, H. C. et al.
2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers. 2006. 1696214 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications

AU - Lin, C. C.

AU - Guo, Jiun-In

AU - Chang, H. C.

AU - Yang, Y. C.

AU - Chen, J. W.

AU - Tsai, M. C.

AU - Wang, J. S.

PY - 2006/12/1

Y1 - 2006/12/1

N2 - Through both algorithmic and architectural optimization, the H.264 video decoder dissipates 320mW at 1.8V when operating at 120MHz for HD1080 (1920×1088 at 30frames/s). The die contains 160kgates 4.5kB memory and occupies 2.9×2.9mm2 in 0.18μm CMOS.

AB - Through both algorithmic and architectural optimization, the H.264 video decoder dissipates 320mW at 1.8V when operating at 120MHz for HD1080 (1920×1088 at 30frames/s). The die contains 160kgates 4.5kB memory and occupies 2.9×2.9mm2 in 0.18μm CMOS.

UR - http://www.scopus.com/inward/record.url?scp=34548826055&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2006.1696214

DO - 10.1109/ISSCC.2006.1696214

M3 - Conference contribution

AN - SCOPUS:34548826055

SN - 1424400791

SN - 9781424400799

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

BT - 2006 IEEE International Solid-State Circuits Conference, ISSCC - Digest of Technical Papers

T2 - 2006 IEEE International Solid-State Circuits Conference, ISSCC

Y2 - 6 February 2006 through 9 February 2006

ER -

A 160kGate 4.5kB SRAM H.264 video decoder for HDTV applications

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this