5.8 GHz low-flicker-noise CMOS direct-conversion receiver using deep-n-well vertical-NPN BJT

Yu Chih Hsiao*, Chin-Chun Meng, Jin Siang Syu, Chia Ling Wang, Shyh Chyi Wong, Guo Wei Huang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper demonstrates a 5.8 GHz low-power, low-flicker-noise direct-conversion receiver using deep-n-well vertical-NPN BJT based subharmonic Gilbert mixer. The deep-n-well vertical-NPN BJT is placed in the LO switching core of the bottom-level subharmonic mixer and the input transconductance stage of the subsequent IF VGA. As a result, the flicker noise corner is improved and the noise figure is 9.5 dB at IF=100 kHz. The maximum gain reaches 50 dB in the operated frequency. The total power consumption is 10 mW at 1.8 V supply voltage.

Original languageEnglish
Title of host publication2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012 - Digest of Papers
Pages467-470
Number of pages4
DOIs
StatePublished - 2012
Event2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012 - Montreal, QC, Canada
Duration: 17 Jun 201219 Jun 2012

Publication series

NameDigest of Papers - IEEE Radio Frequency Integrated Circuits Symposium
ISSN (Print)1529-2517

Conference

Conference2012 IEEE Radio Frequency Integrated Circuits Symposium, RFIC 2012
Country/TerritoryCanada
CityMontreal, QC
Period17/06/1219/06/12

Keywords

  • direct-conversion receiver
  • low power
  • subharmonic mixer
  • vertical-NPN bipolar junction transistor

Fingerprint

Dive into the research topics of '5.8 GHz low-flicker-noise CMOS direct-conversion receiver using deep-n-well vertical-NPN BJT'. Together they form a unique fingerprint.

Cite this