3D integration of vertical-stacking of MoS2and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers

Chun-Jung Su*, M. K. Huang, K. S. Lee, V. P.H. Hu, Y. F. Huang, B. C. Zheng, C. H. Yao, N. C. Lin, K. H. Kao, T. C. Hong, P. J. Sung, C. T. Wu, T. Y. Yu, K. L. Lin, Yuan-Chieh Tseng, C. L. Lin, Y. J. Lee, Tien-Sheng Chao, J. Y. Li, W. F. WuJ. M. Shieh, Y. H. Wang, Wen-Kuan Yeh

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

10 Scopus citations

Fingerprint

Dive into the research topics of '3D integration of vertical-stacking of MoS2and Si CMOS featuring embedded 2T1R configuration demonstrated on full wafers'. Together they form a unique fingerprint.

Keyphrases

Material Science

Physics

Engineering