Jin-Chern Chiou (Inventor)
Research output: Patent
}
TY - PAT
T1 - 整合被動元件之半導體裝置
AU - Chiou, Jin-Chern
PY - 2015/6/11
Y1 - 2015/6/11
M3 - Patent
M1 - I488286
ER -