Research output: Patent
}
TY - PAT
T1 - 三維積體電路
AU - Chen, Hung-Ming
AU - Chen, Kuan-Neng
PY - 2015/11/21
Y1 - 2015/11/21
M3 - Patent
M1 - I509758
ER -