Skip to main navigation
Skip to search
Skip to main content

National Yang Ming Chiao Tung University Academic Hub Home

- English
- 中文

Home
Profiles
Research units
Research output
Projects
Prizes
Activities
Equipment
Impacts

Search by expertise, name or affiliation

Evaluation of Logic Circuits and SRAMs with 2D Negative-Capacitance FETs

Su, Pin (PI)

Institute of Electronics

Overview

Project Details

Status	Finished
Effective start/end date	1/08/18 → 31/07/19

Powered by Pure, Scopus & Elsevier Fingerprint Engine™

All content on this site: Copyright © 2024 Elsevier B.V. or its licensors and contributors. All rights are reserved, including those for text and data mining, AI training, and similar technologies. For all open access content, the Creative Commons licensing terms apply

We use cookies to help provide and enhance our service and tailor content. By continuing you agree to the use of cookies

About web accessibility

Report vulnerability