Projects per year
Personal profile
Research Interests
SoC Design and Technology
Embedded Microprocessor and DSP Circuits and Architectures
Embedded DRAM/SRAM IP Cores and Chips
Low Power Nano-CMOS Circuits and Technology
Education/Academic qualification
PhD, University of Manitoba
External positions
Fingerprint
- 1 Similar Profiles
Network
Projects
- 15 Finished
-
Memory-Centric Computing Hardware Design for Deep Neural Network Learning Applications
1/08/17 → 31/07/18
Project: Government Ministry › Ministry of Science and Technology
-
Energy Efficient High-Bandwidth Memory and Wide I/O interfaces for IoT Data Access
1/08/16 → 31/07/17
Project: Government Ministry › Ministry of Science and Technology
-
Energy Efficient High-Bandwidth Memory and Wide I/O interfaces for IoT Data Access
1/08/15 → 30/09/16
Project: Government Ministry › Ministry of Science and Technology
-
Energy Efficient High-Bandwidth Memory and Wide I/O interfaces for IoT Data Access
1/08/14 → 31/07/15
Project: Government Ministry › Ministry of Science and Technology
-
System Memory Design and Circuit Implementation for 3D Multimedia Intelligent
1/05/13 → 31/07/14
Project: Government Ministry › Ministry of Science and Technology
-
An Energy-Efficient 3D Cross-Ring Accelerator with 3DSRAM Cubes for Hybrid Deep Neural Networks
Lu, W., Huang, P. T., Chen, H. M. & Hwang, W., Dec 2021, In: IEEE Journal on Emerging and Selected Topics in Circuits and Systems. 11, 4, p. 776-778 3 p.Research output: Contribution to journal › Article › peer-review
1 Scopus citations -
An Energy-Efficient Ring-Based CIM Accelerator using High-Linearity eNVM for Deep Neural Networks
Huang, P-T., Liu, T. W., Lu, W., Lin, Y. H. & Hwang, W., 2021, Proceedings - International SoC Design Conference 2021, ISOCC 2021. Institute of Electrical and Electronics Engineers Inc., p. 260-261 2 p. (Proceedings - International SoC Design Conference 2021, ISOCC 2021).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Energy-Efficient Accelerator Design with 3D-SRAM and Hierarchical Interconnection Architecture for Compact Sparse CNNs
Lo, C. Y., Huang, P. T. & Hwang, W., Aug 2020, Proceedings - 2020 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020. Institute of Electrical and Electronics Engineers Inc., p. 320-323 4 p. 9073944. (Proceedings - 2020 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations -
Everolimus Plus Itacitinib in Relapsed/Refractory Classical Hodgkin Lymphoma: Results of a Phase I/II Investigator Initiated Trial (EVITA Study)
Svoboda, J., Barta, S. K., Landsburg, D. J., Nasta, S. D., Hwang, W., Delp, G., Amundsen, B., Ballard, H. J., Gerson, J. N., Chong, E. A., Hughes, M. E., Emanuel, S. A., Ruella, M. & Schuster, S. J., 5 Nov 2020, In: Blood. 136(Supplement 1), p. 20-21 2 p.Research output: Contribution to journal › Meeting Abstract › peer-review
-
Hierarchical Active Voltage Regulation for Heterogeneous TSV 3D-ICs
Huang, P. T., Tsai, T. H., Yang, P. J., Hwang, W. & Chen, H-M., 8 Sep 2020, Proceedings - 33rd IEEE International System on Chip Conference, SOCC 2020. Qu, G., Xiong, J., Zhao, D., Muthukumar, V., Reza, M. F. & Sridhar, R. (eds.). IEEE Computer Society, p. 242-247 6 p. (International System on Chip Conference; vol. 2020-September).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Prizes
-
Excellent Electrical Engineer Professor Award, The Chinese Institute of Electrical Engineering
Hwang, Wei (Recipient), 2004
Prize: Honorary award
-
-
-
Outstanding Scholar Award, The Foundation for the Advancement of Outstanding Scholarship
Hwang, Wei (Recipient), 2004
Prize: Honorary award