Projects per year
Personal profile
Research Interests
Thin Film Tanasistors,Flat Panel Display Electronics,Flexible Display Electronic Devices,Sensors,Solid State Semiconductor Devices and IC Manufacture Process, Nonvolatile Memeory
Experience
2004/10~2009/07 Associate Professor, Department of Photonics, National Chiao Tung University
2008/08~2009/07 Visiting Professor, Department of Electrical Engineering, Stanford University, USA
2009/08~2012/07 Chairman, Display Institute, National Chiao Tung University
2009/08~ present Professor, Department of Photonics, National Chiao Tung University
2011/02/01~2012/07/31 Acting Department Chair, Department of Photonics, National Chiao Tung University
2012/08~2015/07 Department Chair, Department of Photonics, National Chiao Tung University
Education/Academic qualification
PhD, Electronics Engineering, National Yang Ming Chiao Tung University
External positions
Fingerprint
Dive into the research topics where Po-Tsun Liu is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Collaborations and top research areas from the last five years
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
Projects
- 27 Finished
-
Application of Thin Film Transistor-based Photosensors and Readout Amplification Circuits for Full-Screen and High-Resolution Fingerprint Recognition Technology
Liu, P.-T. (PI)
1/08/22 → 31/07/23
Project: Government Ministry › Other Government Ministry Institute
-
應用於超高解析度 VR/AR 之近眼顯示關鍵技術(2/2)
Liu, P.-T. (PI)
1/05/22 → 30/04/23
Project: Government Ministry › Other Government Ministry Institute
-
前瞻單晶片三維多層級堆疊之高密度積體電路關鍵技術開發(2/2)
Liu, P.-T. (PI)
1/05/22 → 30/04/23
Project: Government Ministry › Other Government Ministry Institute
-
Application of Thin Film Transistor-based Photosensors and Readout Amplification Circuits for Full-Screen and High-Resolution Fingerprint Recognition Technology
Liu, P.-T. (PI)
1/08/21 → 31/07/22
Project: Government Ministry › Other Government Ministry Institute
-
Development for Advanced High-Density Monolithic Three Dimensional Integrated Circuits with Multi-stacked Transistor Layers
Liu, P.-T. (PI)
1/05/21 → 31/07/22
Project: Government Ministry › Other Government Ministry Institute
-
Enhanced Performance for SiGe/Si Gate-All-Around Field-Effect-Transistor with Ge Condensation Using Supercritical Fluid Treatment
Chen, W. R., Ruan, D. B., Chang-Liao, K. S., Wang, H. Y., Luo, G. L., Chiu, Y. C., Kuan, T. K. & Liu, P. T., 2023, 2023 Silicon Nanoelectronics Workshop, SNW 2023. Institute of Electrical and Electronics Engineers Inc., p. 25-26 2 p. (2023 Silicon Nanoelectronics Workshop, SNW 2023).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations -
Heterogeneous Integration of Atomically-Thin Indium Tungsten Oxide Transistors for Low-Power 3D Monolithic Complementary Inverter
Li, Z. H., Chiang, T. C., Kuo, P. Y., Tu, C. H., Kuo, Y. & Liu, P. T., 24 Mar 2023, In: Advanced Science. 10, 9, 2205481.Research output: Contribution to journal › Article › peer-review
Open Access7 Scopus citations -
Highly reliable a-Si:H gate driver on array with complementary double-sided noise-eliminating and dual voltage levels for TFT-LCD applications
Zheng, G. T., Liu, P. T., Chen, J. L. & Li, C. H., Nov 2023, In: Journal of the Society for Information Display. 31, 11, p. 638-650 13 p.Research output: Contribution to journal › Article › peer-review
2 Scopus citations -
High Performance Ge FinFET CMOS Invertor with ION=2.0 mA/ m at VOV=1V,S.S.=64 mV/dec,ION/IOFF=2.5 106, and Voltage Gain=90 V/V by Using High Pressure Supercritical Fluid Hydroxide Oxidation
Wu, C. Y., Ruan, D. B., Chang-Liao, K. S., Lee, Y. J., Chiu, Y. C., Liu, C. W., Liu, G. T., Kuo, B. L., Yang, K. C., Li, C. H. & Liu, P. T., 2023, 2023 Silicon Nanoelectronics Workshop, SNW 2023. Institute of Electrical and Electronics Engineers Inc., p. 23-24 2 p. (2023 Silicon Nanoelectronics Workshop, SNW 2023).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Indium Zinc Oxide Nanosheet Transistor with 2 nm Channel Thickness for Monolithic Three-Dimensional Integrated Circuit
Li, Z. H., Chiang, T. C., Chen, Y. C., Lee, H. H., Tsai, Y. T. & Liu, P. T., 1 Aug 2023, In: Ieee Electron Device Letters. 44, 8, p. 1312-1315 4 p.Research output: Contribution to journal › Article › peer-review
4 Scopus citations
Prizes
-
Excellent Electrical Engineer Professor Award, Chinese Institute of Electrical Engineering
Liu, P.-T. (Recipient), 2015
Prize: Honorary award
-
Excellent Teaching Award, National Chiao Tung University
Liu, P.-T. (Recipient), 2013
Prize: Honorary award
-
Excellent Teaching Award, National Chiao Tung University
Liu, P.-T. (Recipient), 2007
Prize: Honorary award
-
Excellent Teaching Award, National Chiao Tung University
Liu, P.-T. (Recipient), 2015
Prize: Honorary award
-
Excellent Teaching Award, National Chiao Tung University
Liu, P.-T. (Recipient), 2018
Prize: Honorary award