20072021

Research activity per year

If you made any changes in Pure these will be visible here soon.
Filter
Conference contribution

Search results

  • 2021

    A Novel Technology Mapper for Complex Universal Gates

    Wu, M. C., Dao, A. Q. & Lin, M. P. H., 18 Jan 2021, Proceedings of the 26th Asia and South Pacific Design Automation Conference, ASP-DAC 2021. Institute of Electrical and Electronics Engineers Inc., p. 475-480 6 p. 3431561. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    Open Access
  • 2020

    Late breaking results: Pole-aware analog placement considering monotonic current flow and crossing-wire minimization

    Patyal, A., Chen, H-M. & Lin, P-H., Jul 2020, 2020 57th ACM/IEEE Design Automation Conference, DAC 2020. Institute of Electrical and Electronics Engineers Inc., 9218634. (Proceedings - Design Automation Conference; vol. 2020-July).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  • Late breaking results: Automatic adaptive MOM capacitor cell generation for analog and mixed-signal layout design

    Wang, T. W., Wu, P. C. & Lin, M. P. H., Jul 2020, 2020 57th ACM/IEEE Design Automation Conference, DAC 2020. Institute of Electrical and Electronics Engineers Inc., 9218609. (Proceedings - Design Automation Conference; vol. 2020-July).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  • 2019

    IR-aware Power Net Routing for Multi-Voltage Mixed-Signal Design

    Wang, S. H., Liou, G. H., Su, Y. Y. & Lin, P-H., 14 May 2019, Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019. Institute of Electrical and Electronics Engineers Inc., p. 72-77 6 p. 8715166. (Proceedings of the 2019 Design, Automation and Test in Europe Conference and Exhibition, DATE 2019).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    1 Scopus citations
  • Overview of 2019 CAD contest at ICCAD

    Schlichtmann, U., Das, S., Lin, I. C. & Lin, M. P. H., Nov 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 8942133. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2019-November).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    2 Scopus citations
  • 2018

    Classifying Analog and Digital Circuits with Machine Learning Techniques Toward Mixed-Signal Design Automation

    Liou, G. H., Wang, S. H., Su, Y. Y. & Lin, P-H., 13 Aug 2018, SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design. Institute of Electrical and Electronics Engineers Inc., p. 173-176 4 p. 8434884. (SMACD 2018 - 15th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    5 Scopus citations
  • Efficient computation of ECO patch functions

    Dao, A. Q., Lee, N. Z., Chen, L. C., Lin, P-H., Jiang, J. H. R., Mishchenko, A. & Brayton, R., 24 Jun 2018, Proceedings of the 55th Annual Design Automation Conference, DAC 2018. Institute of Electrical and Electronics Engineers Inc., a51. (Proceedings - Design Automation Conference; vol. Part F137710).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    12 Scopus citations
  • 2017

    AIsim: Functional Simulator for Analog-to-Information Perceptual Systems

    Liu, H., Liu, Z., Qiao, F., Lin, P-H., Wei, Q. & Yang, H., 20 Jul 2017, Proceedings - 2017 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2017. Reis, R., Stan, M., Huebner, M. & Voros, N. (eds.). IEEE Computer Society, p. 507-512 6 p. 7987570. (Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI; vol. 2017-July).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    1 Scopus citations
  • High-density MOM capacitor array with novel mortise-tenon structure for low-power SAR ADC

    Chen, N. C., Chou, P. Y., Graeb, H. & Lin, P-H., 11 May 2017, Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017. Institute of Electrical and Electronics Engineers Inc., p. 1757-1762 6 p. 7927277. (Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    3 Scopus citations
  • State retention for power gated design with non-uniform multi-bit retention latches

    Fan, G. G. & Lin, P-H., 13 Dec 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2017. Institute of Electrical and Electronics Engineers Inc., p. 607-614 8 p. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; vol. 2017-November).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    5 Scopus citations
  • 2016

    An integrated placement and routing for ratioed capacitor array based on ILP formulation

    Chou, P. Y., Lin, P-H. & Graeb, H., 31 May 2016, 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016. Institute of Electrical and Electronics Engineers Inc., 7482535. (2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    1 Scopus citations
  • Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing

    Tseng, T. M., Li, B., Yeh, C. F., Jhan, H. C., Tsai, Z-M., Lin, P-H. & Schlichtmann, U., 5 Jun 2016, Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., a101. (Proceedings - Design Automation Conference; vol. 05-09-June-2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    1 Scopus citations
  • Recent research development and new challenges in analog layout synthesis

    Lin, P-H., Chang, Y. W. & Hung, C. M., 7 Mar 2016, 2016 21st Asia and South Pacific Design Automation Conference, ASP-DAC 2016. Institute of Electrical and Electronics Engineers Inc., p. 617-622 6 p. 7428080. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 25-28-January-2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    29 Scopus citations
  • 2015

    Analog layout synthesis with knowledge mining

    Wu, P. H., Lin, P-H. & Ho, T. Y., 24 Aug 2015, 2015 European Conference on Circuit Theory and Design, ECCTD 2015. Institute of Electrical and Electronics Engineers Inc., p. 9-12 4 p. 7300111. (2015 European Conference on Circuit Theory and Design, ECCTD 2015).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    14 Scopus citations
  • Common-centroid FinFET placement considering the impact of gate misalignment

    Wu, P. H., Lin, P-H., Li, X. & Ho, T. Y., 29 Mar 2015, ISPD 2015 - Proceedings of the ACM International Symposium on Physical Design 2015. Association for Computing Machinery, p. 25-31 7 p. (Proceedings of the International Symposium on Physical Design; vol. 29-March-2015).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    2 Scopus citations
  • Low-power gated clock tree optimization for three-dimensional integrated circuits

    Chen, Y. C., Hsu, C. C. & Lin, P-H., 28 May 2015, 2015 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2015. Institute of Electrical and Electronics Engineers Inc., 7114530. (2015 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2015).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    2 Scopus citations
  • More effective power-gated circuit optimization with multi-bit retention registers

    Lin, S. H. & Lin, P-H., 5 Jan 2015, 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2014 - Digest of Technical Papers. January ed. Institute of Electrical and Electronics Engineers Inc., Vol. 2015-January. p. 213-217 5 p. 7001354. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    6 Scopus citations
  • 2014

    A novel approach for ECG data compression in healthcare monitoring system

    Siao, S. R., Hsu, C. C., Lin, P-H. & Lee, S. Y., 1 Jan 2014, 2014 IEEE International Symposium on Bioelectronics and Bioinformatics, IEEE ISBB 2014. IEEE Computer Society, 6820946. (2014 IEEE International Symposium on Bioelectronics and Bioinformatics, IEEE ISBB 2014).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    4 Scopus citations
  • CoPS: Context Prefetching handover scheme on 4G outdoor small cell testbed

    Hsieh, P. J., Lin, P-H., Lee, Y. C., Chiu, R. D., Wei, H. Y. & Wei, W. H., 1 Jan 2014, 2014 12th International Symposium on Modeling and Optimization in Mobile, Ad Hoc, and Wireless Networks, WiOpt 2014. IEEE Computer Society, p. 50-56 7 p. 6850278. (2014 12th International Symposium on Modeling and Optimization in Mobile, Ad Hoc, and Wireless Networks, WiOpt 2014).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  • Implementation of a real-time ECG signal processor

    Chang Chien, S. Y., Hsieh, C. H., Lin, P-H., Fang, Q. & Lee, S. Y., 1 Jan 2014, 2014 IEEE International Symposium on Bioelectronics and Bioinformatics, IEEE ISBB 2014. IEEE Computer Society, 6820941. (2014 IEEE International Symposium on Bioelectronics and Bioinformatics, IEEE ISBB 2014).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    7 Scopus citations
  • Parasitic-aware sizing and detailed routing for binary-weighted capacitors in charge-scaling dac

    Lin, P-H., Hsiao, V. W. H. & Lin, C. Y., 1 Jan 2014, DAC 2014 - 51st Design Automation Conference, Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2593179. (Proceedings - Design Automation Conference).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    19 Scopus citations
  • Power optimization for clock network with clock gate cloning and flip-flop merging

    Lo, S. C., Hsu, C. C. & Lin, P-H., 1 Jan 2014, ISPD 2014 - Proceedings of the 2014 ACM International Symposium on Physical Design. Association for Computing Machinery, p. 77-83 7 p. (Proceedings of the International Symposium on Physical Design).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    10 Scopus citations
  • 2013

    In-placement clock-tree aware multi-bit flip-flop generation for power optimization

    Hsu, C. C., Chen, Y. C. & Lin, P-H., 1 Dec 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2013 - Digest of Technical Papers. p. 592-598 7 p. 6691177. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    18 Scopus citations
  • Lithography-aware 1-dimensional cell generation

    Wu, P. H., Lin, P-H., Chen, T. C., Ho, T. Y. & Chen, Y. C., 1 Dec 2013, 2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings. 6662310. (2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

  • 2012

    Augmenting slicing trees for analog placement

    Lin, P-H., Chiang, B. H., Chang, J. C., Wu, Y. C., Chang, R. G. & Lee, S. Y., 11 Dec 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2012. p. 57-60 4 p. 6339416. (2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2012).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    7 Scopus citations
  • Automatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC

    Hsiao, W. H., He, Y. T., Lin, P-H., Chang, R. G. & Lee, S. Y., 11 Dec 2012, 2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2012. p. 173-176 4 p. 6339445. (2012 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, SMACD 2012).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    7 Scopus citations
  • Crosstalk-aware power optimization with multi-bit flip-flops

    Hsu, C. C., Chang, Y. T. & Lin, P-H., 26 Apr 2012, ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference. p. 431-436 6 p. 6164987. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    6 Scopus citations
  • 2011

    A corner stitching compliant B-tree representation and its applications to analog placement

    Tsao, H. F., Chou, P. Y., Huang, S. L., Chang, Y. W., Lin, P-H., Chen, D. P. & Liu, D., 1 Dec 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2011. p. 507-511 5 p. 6105377. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    20 Scopus citations
  • Recent research in analog placement considering thermal gradient

    Lin, P-H., 7 Nov 2011, 2011 20th European Conference on Circuit Theory and Design, ECCTD 2011. p. 349-352 4 p. 6043358. (2011 20th European Conference on Circuit Theory and Design, ECCTD 2011).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    2 Scopus citations
  • Recent research in clock power saving with multi-bit flip-flops

    Lin, P-H., Hsu, C. C. & Chang, Y. T., 13 Oct 2011, 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011. 6026538. (Midwest Symposium on Circuits and Systems).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    9 Scopus citations
  • 2010

    Post-placement power optimization with multi-bit flip-flops

    Chang, Y. T., Hsu, C. C., Lin, P-H., Tsai, Y. W. & Chen, S. F., 1 Dec 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2010. p. 218-223 6 p. 5654155. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    51 Scopus citations
  • 2009

    Analog layout synthesis - Recent advances in topological approaches

    Graeb, H., Balasa, F., Castro-Lopez, R., Chang, Y. W., Fernandez, F. V., Lin, P-H. & Strasser, M., 22 Oct 2009, Proceedings - 2009 Design, Automation and Test in Europe Conference and Exhibition, DATE '09. p. 274-279 6 p. 5090670. (Proceedings -Design, Automation and Test in Europe, DATE).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    33 Scopus citations
  • Thermal-driven analog placement considering device matching

    Lin, P-H., Zhang, H., Wong, M. D. F. & Chang, Y. W., 10 Nov 2009, 2009 46th ACM/IEEE Design Automation Conference, DAC 2009. p. 593-598 6 p. 5227072. (Proceedings - Design Automation Conference).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    24 Scopus citations
  • 2008

    Analog placement based on hierarchical module clustering

    Lin, P-H. & Lin, S. C., 17 Sep 2008, Proceedings of the 45th Design Automation Conference, DAC. p. 50-55 6 p. 4555780. (Proceedings - Design Automation Conference).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    34 Scopus citations
  • 2007

    A matching-based placement and routing system for analog design

    Lin, P-H., Yu, H. C., Tsai, T. H. & Lin, S. C., 28 Sep 2007, 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers. 4239392. (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    28 Scopus citations
  • Analog placement based on novel symmetry-island formulation

    Lin, P-H. & Lin, S. C., 2 Aug 2007, 2007 44th ACM/IEEE Design Automation Conference, DAC'07. p. 465-470 6 p. 4261229. (Proceedings - Design Automation Conference).

    Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

    41 Scopus citations