Projects per year
Personal profile
Research Interests
Analog Circuit and Layout Synthesis Automation
Electronic Design Automation
AI chip and system-on-chip (Soc) design methodologies
Education/Academic qualification
PhD, National Taiwan University
Fingerprint
- 1 Similar Profiles
Network
-
產學合作計畫-電子元件規格書分析辨識與元件符號合成
1/06/22 → 31/05/23
Project: Government Ministry › Ministry of Science and Technology
-
教育部智慧晶片系統與應用人才培育計畫--111年度智慧晶片系統與應用跨校教學聯盟計畫-模組教材發展計畫-Handling placement constraints in analog layout synthesis
1/04/22 → 31/03/23
Project: Government Ministry › Ministry of Education(Include School)
-
-
Automatic Data Classification, Recognition, and Collection from Electronic Component Datasheets(2/2)
1/06/21 → 31/05/22
Project: Government Ministry › Ministry of Science and Technology
-
Computer-Aided Design for Analog and Mixed-Signal Integrated Circuits with AI Technologies
1/08/20 → 31/10/21
Project: Government Ministry › Ministry of Science and Technology
-
Common-Centroid Layout for Active and Passive Devices: A Review and the Road Ahead
Karmokar, N., Madhusudan, M., Sharma, A. K., Harjani, R., Lin, M. P. H. & Sapatnekar, S. S., 2022, ASP-DAC 2022 - 27th Asia and South Pacific Design Automation Conference, Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 114-121 8 p. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; vol. 2022-January).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
1 Scopus citations -
A Novel Machine-Learning based SoC Performance Monitoring Methodology under Wide-Range PVT Variations with Unknown Critical Paths
Wang, D. H., Lin, P. J., Yang, H. T., Hsu, C. A., Huang, S. H. & Lin, P-H., 5 Dec 2021, 2021 58th ACM/IEEE Design Automation Conference, DAC 2021. Institute of Electrical and Electronics Engineers Inc., p. 1370-1371 2 p. (Proceedings - Design Automation Conference; vol. 2021-December).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Novel Technology Mapper for Complex Universal Gates
Wu, M. C., Dao, A. Q. & Lin, P-H., 18 Jan 2021, Proceedings of the 26th Asia and South Pacific Design Automation Conference, ASP-DAC 2021. Institute of Electrical and Electronics Engineers Inc., p. 475-480 6 p. 3431561. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
Open Access -
Massive Figure Extraction and Classification in Electronic Component Datasheets for Accelerating PCB Design Preparation
Chen, K. C., Lee, C. C., Lin, P-H., Wang, Y. J. & Chen, Y. T., 30 Aug 2021, 2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD, MLCAD 2021. Institute of Electrical and Electronics Engineers Inc., (2021 ACM/IEEE 3rd Workshop on Machine Learning for CAD, MLCAD 2021).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
Achieving Analog Layout Integrity through Learning and Migration Invited Talk
Lin, M. P. H., Chi, H. Y., Patyal, A., Liu, Z. Y., Zhao, J. J., Liu, C-N. & Chen, H-M., 2 Nov 2020, In: IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. 2020-November, 9256451.Research output: Contribution to journal › Conference article › peer-review
Open Access