Projects per year
Personal profile
Research Interests
Electronic Design Automation (EDA), Biochip Design Automation, Microprocessor Design, Silicon IP and SoC Design
Experience
Education/Academic qualification
PhD, National Chiao Tung University
External positions
Fingerprint
Dive into the research topics where Juinn-Dar Huang is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 1 Similar Profiles
Network
Recent external collaboration on country/territory level. Dive into details by clicking on the dots or
-
Edge-Intelligence-SOC Design and Verification Methodology Development
1/05/21 → 30/04/22
Project: Government Ministry › Ministry of Science and Technology
-
Edge-Intelligence-SOC Design and Verification Methodology Development
1/05/20 → 30/04/21
Project: Government Ministry › Ministry of Science and Technology
-
Edge-Intelligence-SOC Design and Verification Methodology Development
1/05/19 → 30/04/20
Project: Government Ministry › Ministry of Science and Technology
-
Edge-Intelligence-SOC Design and Verification Methodology Development
1/05/18 → 30/04/19
Project: Government Ministry › Ministry of Science and Technology
-
Sample Preparation for Biochemical Assays on Microfluidic Biochips
1/05/15 → 30/04/16
Project: Government Ministry › Ministry of Science and Technology
-
Diagnosis for Reconfigurable Single-Electron Transistor Arrays with a More Generalized Defect Model
Wu, C. C., Hu, Y. H., Lin, C. C., Chen, Y. C., Huang, J. D. & Wang, C. Y., 5 Apr 2021, In: ACM Journal on Emerging Technologies in Computing Systems. 17, 2, 15.Research output: Contribution to journal › Article › peer-review
-
Efficient circuit structure analysis for automatic behavioral model generation in mixed-signal system simulation
Song, L. Y., Lou, Y. K., Lin, C. H., Liu, C-N., Huang, J. D., Jou, J. Y., Lee, M. J. & Lo, Y. L., 1 May 2021, In: Electronics (Switzerland). 10, 9, 1088.Research output: Contribution to journal › Article › peer-review
Open Access -
Storage-Aware Scheduling Algorithm for Reservoir Switching Minimization on Digital Microfluidic Biochips
Song, L. Y., Yeh, C. S., Liu, C-N. & Huang, J. D., 19 Apr 2021, 2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 9427345. (2021 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2021 - Proceedings).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
A Coarse-Grained Dual-Convolver Based CNN Accelerator with High Computing Resource Utilization
Lu, Y., Wu, Y. L. & Huang, J. D., Aug 2020, Proceedings - 2020 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020. Institute of Electrical and Electronics Engineers Inc., p. 198-202 5 p. 9073835. (Proceedings - 2020 IEEE International Conference on Artificial Intelligence Circuits and Systems, AICAS 2020).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review
-
High-speed power-efficient coarse-grained convolver architecture using depth-first compression scheme
Wu, Y. L., Lu, Y. & Huang, J. D., 2020, 2020 IEEE International Symposium on Circuits and Systems, ISCAS 2020 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 9180406. (Proceedings - IEEE International Symposium on Circuits and Systems; vol. 2020-October).Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review